





Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

Internet of Things Building Blocks for Xilinx Artix7 FPGA with UTIA EdkDSP Accelerators. Vivado 2013.4 Designs with SW demos.

Jiří Kadlec

<u>kadlec@utia.cas.cz</u> phone: +420 2 6605 2216 UTIA AV CR, v.v.i.

Revision history:

Rev.	Date	Author	Description
1	5.11.2014	Jiří Kadlec	Description of precompiled Vivado 2013.4 Artix7 designs with EdkDSP accelerators and examples of use in the IoT applications.
2	17.11.2014	Jiří Kadlec	Fixed typo on page 56

Acknowledgements:

This work has been partially supported by the Eniac JU project THINGS2DO "Thin but Great Silicon 2 Design Objects", project number ENIAC JU 621221 and 7H14007 (Ministry of Education Youth and Sports of the Czech Republic [6].

Internet of Things Building Blocks for Xilinx Artix7 FPGA with	
UTIA EdkDSP Accelerators. Vivado 2013.4 Designs with SW demos	1 2
1. Summary	3 ^
1.1 Building Blocks for the internet of Things and the Embedded Parallel Computing	3
1.2 What is included	4
2. Description of EdkDSP Accelerators in IoT Demonstrators	5
2.1 Description of EdkDSP accelerators and evaluation designs	5
2.2 Resources used by the designs	8
2.3 Use of external DDR3 memory	9
2.4 Re-programmability of EdkDSP accelerators	9
2.5 Debug of the IoT evaluation designs with the EdkDSP accelerators	9
3. Installation and use of the evaluation package	. 10
3.1 Import of precompiled HW and SW projects into Xilinx SDK 2013.4	. 10
3.2 Evaluation of demo projects	. 17
3.3 Ethernet point to point connection with PC	. 21
3.4 Boot of the bitstream	.21
3.5 Boot of the application	. 21
3.6 Use of the C compiler for the EdkDSP firmware with download from Ethernet	. 34
3.7 Use of the C compiler for the EdkDSP firmware witout Ethernet	. 48
4. References	. 54
5. Evaluation version of Vivado 2013.4 Artix7 designs	. 55
6. Release version of Vivado 2013.4 Artix7 designs for THINGS2DO	
project partners	. 56
7. Release version of Vivado 2013.4 Artix7 designs	. 58
Disclaimer	. 60



ŪTIA

http://zs.utia.cas.cz

2/60

1. Summary

1.1 Building Blocks for the Internet of Things and the Embedded Parallel Computing

This application note describes precompiled Vivado 2013.4 Artix7 designs with the floating point EdkDSP accelerators and examples of use of several basic design objects used in the IoT applications. The MicroBlaze SoC design with the AXI bus is based on the Xilinx BIST (build in self-test) provided by Xilinx for the Artix7 AC701 board and the Vivado 2014.3 design flow. The network HW controller is supporting 1Gbit/100Mbit/10Mbit standards with HW DMA and a SW stack based on the IwIP library and the Xilinx application note XAPP1026 [3], [4]. The MicroBlaze processor is controlling 6 EdkDSP floating point accelerators. Each accelerator is organised as 8xSIMD reconfigurable data path, controlled by a PicoBlaze6 controller. This evaluation package is provided by UTIA for the Xilinx AC701 board with the 28nm Artix7 xc7a200t-2 FPGA part. This application note explains how to install and use the demonstrator on Windows7, (32 or 64 bit) and Xilinx AC701 board [1], [2]. These key features are demonstrated:

- WWW server running on Artix7 AC701 board with the IwIP stack running in RAW mode or SOCKET mode with the Xilkernel support of POSIX compatible threads.
- TFTP server running on Artix7 AC701 board with the IwIP stack running in RAW mode or SOCKET mode.
- RAM based file system with files in the DDR3 memory on the AC701 board.
- 6 reprogrammable floating point accelerators for local embedded computing on the Artix7 28nm chip.
- Demo implementation of an adaptive acoustic noise cancellation on 1 of the 6 accelerators is computing the recursive adaptive LMS algorithm for identification of regression filter with 2000 coefficients in single precision floating point arithmetic with this sustained performance
 - o 761,0 MFLOP/s on a single 125 MHz (8xSIMD) EdkDSP accelerator (only 1 of the 6 units is used)
 - 7,6 MFLOP/s on the 100 MHz MicroBlaze processor with the floating point HW unit
- The EdkDSP accelerators can be reprogrammed by the firmware. The programming is possible in C with the use of the UTIA EDKDSP C compiler. Accelerators can be programmed with two firmware programs. Designs can swap in the real time the firmware in only few clock cycles in the runtime.
- The alternative firmware can be downloaded to the EdkDSP accelerators from the internet in parallel with the execution of the current firmware. This is demonstrated by the download of firmware by the TFTP server and by swap of the firmware for the FIR filter room-response to the firmware for the adaptive LMS identification of the filter coefficients in the acoustic noise cancellation demo.
- The EdkDSP accelerator is providing single-precision floating point results bit-exact identical to the reference software implementations running on the MicroBlaze with the Xilinx HW single precision floating point unit.
- Single 125 MHz (8xSIMD) EdkDSP accelerator is 100x faster than computation on the performance optimized 100 MHz MicroBlaze with HW floating point unit, in the presented case of the 2000 tap adaptive LMS filter.
- The floating point 2000 tap coefficients FIR filter (acoustics room model) is computed by single 125 MHz (8xSIMD) EdkDSP accelerator with the floating point performance of 1126 MFLOP/s. The peak performance (only theoretical) of a single 125 MHz (8xSIMD) EdkDSP accelerator is 2 GFLOP/s.
- The peak performance of six 125 MHz (8xSIMD) EdkDSP accelerators implemented in this demo design is 12 GFLOP/s (this is only theoretical peek figure).
- This evaluation package presents two (8xSIMD) EdkDSP accelerator families: one family without pipelined floating point divider data path and one family with a single pipelined floating point divider data path. The members of both families differ by size and by supported vector floating point operations.
- The floating point applications are scheduled inside of the EdkDSP accelerator by the Xilinx PicoBlaze6 processor [5]. Each PicoBlaze6 firmware program has maximal size of 4096 (18 bit wide words).

3/60



http://zs.utia.cas.cz



1.2 What is included

The evaluation package includes precompiled Vivado 2013.4 Artix7 designs with floating point EdkDSP accelerators and examples related to the IoT applications in form of Xilinx SDK 2013.4 SW projects for Windows 7 (32 or 64bit):

- 8 evaluation versions of precompiled Artix7 designs. Each design contains one MicroBlaze and six instances of the EdkDSP accelerators. Each accelerator has 8xSIMD floating point data paths and programmable PicoBlaze6 controller for scheduling of floating point vector operations in the accelerator. The MicroBlaze works with 100 MHz system clock and EdkDSP acelerators use 125 MHz clock. The MicroBlaze processor works with 1Gb Ethernet with DMA controller and 1GB DDR3 memory. Designs are compiled in Xilinx Vivado 2013.4.
- UTIA is providing source code for the demo applications and SW projects for the Xilinx SDK 2013.4. These source code projects are compiled with the UTIA library libwal.a serving for the EdkDSP communication and the library libmfsimage.a with the initial file system supporting simple www server GUI.
- The included evaluation versions of the UTIA EdkDSP accelerators have HW limitation of maximal number of performed vector operations.
- The UTIA EDKDSPC C compiler is provided as 4 binary applications for Ubuntu in the VMware Player.
- The firmware for accelerators is provided in source code and also in format of binary files to enable the initial evaluation of the EdkDSP accelerators without the need to install the EDKDSPCC C compiler.
- UTIA partners of the Eniac THINGS2DO [6] projects, can get from UTIA the release version of Vivado 2013.4 HW design projects with the evaluation versions of the EdkDSP accelerators (in the Vivado 2013.4 IP netlist format) for free. See chapter 6 for specification of deliverables for the Eniac THINGS2DO [6] project partners with license details.
- Release versions of Vivado 2013.4 HW design projects and release version of EdkDSP accelerators for the Xilinx AC701 board is offered by UTIA. All customers can order and buy from UTIA the release version of this demo. It includes the Vivado 2013.4 HW design projects with the EdkDSP accelerators (in the Vivado 2013.4 IP netlist format) with the HW limitation of maximal number of performed vector operations removed. See sections 7 of this application note for specification of deliverables and license details.



2. Description of EdkDSP Accelerators in IoT Demonstrators

2.1 Description of EdkDSP accelerators and evaluation designs

This application note describes how to set-up and use of 8 HW designs running on one MicroBlaze processor with six (8xSIMD) EdkDSP accelerators on Xilinx AC701 board. See Figure 1 and Figure 2.

Demonstrators serve for evaluation of the IoT objects equipped with two floating point accelerator families on the Xilinx Artix7 xc7a200t-2 part:

- bce_fp11_1x8_0_axiw_v1_[10|20|30|40]_a is a family of four versions of floating point EdkDSP accelerators with 8 SIMD data paths.
- bce_fp12_1x8_0_axiw_v1_[10|20|30|40]_a is similar family of four versions of floating point EdkDSP accelerators with 8 SIMD data paths extended by a pipelined floating point division (FPDIV) in a single data path.

The four grades [10|20|30|40] of the EdkDSP accelerator differ in HW-supported vector computing capabilities:

The area optimized accelerators bce_fp11_1x8_0_axiw_v1_10_a and bce_fp12_1x8_0_axiw_v1_10_a perform vector floating point operations FPADD, FPSUB in 8 SIMD data paths.

The accelerators bce_fp11_1x8_0_axiw_v1_20_a and bce_fp12_1x8_0_axiw_v1_20_a perform vector floating point operations FPADD, FPSUB in 8 SIMD data paths plus the vector floating point MAC operations in 8 SMD data paths for length of the vector 1 up to 10. These accelerators can be used in applications like floating point matrix multiplication with row and column dimensions <= 10.

The accelerators bce_fp11_1x8_0_axiw_v1_30_a and bce_fp12_1x8_0_axiw_v1_30_a support identical operations as the bce_fp11_1x8_0_axiw_v1_20_a and bce_fp12_1x8_0_axiw_v1_20_a plus the floating point vector by vector dot products performed in 8 SIMD data paths. It is optimized for parallel computation of up to 8 FIR or LMS filters, each with size up to 255 coefficients. It is also effective in case of floating point matrix by matrix multiplications, where one of the dimensions is large (in the range from 11 to 255).

Finally, the accelerators bce_fp11_1x8_0_axiw_v1_40_a and bce_fp12_1x8_0_axiw_v1_40_a support identical operations as the bce_fp11_1x8_0_axiw_v1_30_a and bce_fp12_1x8_0_axiw_v1_30_a plus an additional HW support of dot product. It is computed in 8 data paths with the HW supported wind-up into single scalar result.

The bce_fp11 versions of 8xSIMD accelerators has no support for pipelined vector floating point division and it is suitable for applications like FIR filters or adaptive LMS filters with no need for floating point division.

The bce_fp12 versions of 8xSIMD accelerators are larger in comparison to the bce_fp11 equivalents and support in a single data path the pipelined vector floating point division. Accelerators are suitable for applications like adaptive normalised NLMS filters and the square root free versions of adaptive RLS QR filters and adaptive RLS LATTICE filters.

5/60



http://zs.utia.cas.cz





Figure 1: Demonstration of IoT application combining the 1 Gb ethernet, www server and TFTP server with 6x (8xSIMD) EdkDSP floating point accelerators on Xilinx AC701board with Artix7 FPGA.

Ten HW designs precompiled in Vivado 2013.4 combine MicroBlaze and six 8xSIMD EdkDSP accelerators. All designs demonstrate use of single instance of 8xSIMD EdkDSP floating point accelerator on 32bit AXI-lite bus of the Xilinx MicroBlaze soft-core processor on the Xilinx Artix7 AC701 FPGA board with system clock of MicroBlaze 100 MHz and EdkDSP accelerators 125 MHz. See Figure 2.

Common properties of precompiled Vivado 2013.4 evaluation designs:

- The EdkDSP floating point accelerators are reconfigurable during runtime by change of firmware.
- All HW evaluation designs have been compiled in Xilinx VIVADO 2013.4 with SW projects for SDK 2013.4.

Presented HW accelerators can results in better POWER per MFLOPS ratio for certain class of DSP applications in comparison to the computation on MicroBlaze with HW floating point support.

The demonstrator includes source code of set of SW demos prepared for easy import of projects and compilation in the Xilinx SDK 2013.4.

6/60



http://zs.utia.cas.cz





Figure 2: Design with 6 EdkDSP accelerators in Xilinx Vivado; 2013.4 IP Integrator.

Figure 2 describes the SoC with MicroBlaze, 1Gb Ethernet and six EdkDSP accelerators. The design is based on the Vivado 2013.4 AC701 BIST (built-in self-test) reference design from Xilinx.

The internal Program and data RAM memory is set to 128 KB size. Data width is 128 bit to support burst operations. The 6 EdkDSP (8xSIMD) floating point accelerators are memory mapped on the 32 bit AXI-lite bus.

Each accelerator has reserved 1 MB of address space. See Figure 3 and Figure 4 for the resources used by the designs.



http://zs.utia.cas.cz

7/60

2.2 Resources used by the designs

7a200t-2 Performance fp fp fp fp fp Design size Add Dot S8 FFs LUTs Bram LMS FIR Mul Mac Prod Prod Div % % No (of) Mflop/s Mflop/s ac701 bist 10 21 74 (365) (6x) fp11_1x8_10 20 52 254 (365) 8x (6x) fp11 1x8 20 8x 8x 22 55 254 (365) (6x) fp11_1x8_30 24 63 8x 8x 8x 254 (365) (6x) (6x) (6x) fp11 1x8 40 8x 24 64 1126 8x 8x 1x 254 (365) 761

The resources used by the 10 presented designs are summarised in Figure 3 and Figure 4.

Figure 3: Resources used by MicroBlaze and 6x (8xSIMD) EdkDSP, no FP division

7a200t-2	fp	fp	fp	fp	fp	Design size		Performance		
	Add		Dot	S8		FFs	LUTs	Bram	LMS	FIR
	Mul	Mac	Prod	Prod	Div	%	%	No (of)	Mflop/s	Mflop/s
ac701_bist						10	21	74 (365)		
(6x)										
fp12_1x8_10	8x				1x	21	56	254 (365)		
(6x)										
fp12_1x8_20	8x	8x			1x	24	59	254 (365)		
(6x)										
fp12_1x8_30	8x	8x	8x		1x	26	68	254 (365)		
(6x)									(6x)	(6x)
fp12_1x8_40	8x	8x	8x	1x	1x	26	69	254 (365)	761	1126

Figure 4: Resources used by MicroBlaze and 6x (8xSIMD) EdkDSP, with FP division

The ac701_bist design describes resources used by the MicroBlaze SoC without EdkDSP accelerators. The internal block RAM memory is set to 32KB and 128KB. Please, notice, that the Xilinx reference ac701_bist design [2] works with internal block RAM memory set to 32KB and 1MB.

All designs with EdkDSP accelerators (fp11 and fp12) work with

- 48 single precision 3-stage pipelined floating point add/sub units each performing up to 125 MFLOP/s
- 48 single precision 4-stage pipelined floating point multiply units each performing up to 125 MFLOP/s
- 6 PicoBlaze6 controllers with 125 MHz system clock, each executing 62,5 Mil. instructions/s
- The 100MHz MicroBlaze processor working with one single precision pipelined floating point add/sub unit and one single precision pipelined floating point multiply unit, 32 KB data cache and 32 KB instruction cache.

The fp12 designs work in addition with

• 6 single precision 16-stage pipelined floating point divide units each performing up to 125 MFLOP/s. The designs use accelerators with different HW supported operation. This is reflected in the difference of resources used by the designs. See Figure 3 and Figure 4.

8/60

signal processing

http://zs.utia.cas.cz



2.3 Use of external DDR3 memory

Presented FPGA designs are running on the Xilinx AC701 development board [1], [2]. See Figure 1. It is using the 1GB DDR3 memory with clock signal 400 MHz. The DDR3 is connected to Xilinx Artix7 xc7a200t-2 FPGA by 64 bit wide data path.

2.4 Re-programmability of EdkDSP accelerators

Each (8xSIMD) EdkDSP floating point accelerator subsystem contains one reprogrammable Xilinx PicoBlaze6 8-bit controller and the floating point (8xSIMD) DSP unit. The performance of the accelerator is application specific. In this demo, a single (8xSIMD) EdkDSP unit is delivering sustained 1126 MFLOP/s in case of 2000 tap FIR filter computation and 761 MFLOP/s in case of the adaptive 2000 tap LMS filter identification demo. All designs have six (8xSIMD) EdkDSP units.

The Xilinx PicoBlaze6 processor has fixed configuration with size of the program memory 4096 (18 bit wide) words, 64 Bytes scratch pad RAM memory and the interrupt vector in the address 1023.

The (8xSIMD) EdkDSP accelerator works with 2 program memories. Each program memory has 4096 (18bit wide) words. Both program memories are accessible by MicroBlaze processor via AXI-lite bus. The MicroBlaze application can write new firmware to the currently unused program memory, while the PicoBlaze6 is executing firmware from the second program memory.

2.5 Debug of the IoT evaluation designs with the EdkDSP accelerators

All EdkDSP accelerators can communicate with MicroBlaze program. The communication is using the Worker Abstraction Layer (WAL) library API. This API is used for support of writing of the debug information from the worker to the MicroBlaze terminal.

The PicoBlaze6 processors [5] can exchange data and text via the 8 bit communication data path with the MicroBlaze processor. This path is used to communicate parameters to the accelerators and to get messages or reports from accelerators for debugging. Text file with information from the accelerator can be stored in the RAM based file system of MicroBlaze. It can be downloaded to PC via Ethernet for inspection.

Floating point data are accessed by the MicroBlaze processor via the dual ported block memories of accelerators. The MicroBlaze side of the dual-ported memories is mapped into the MicroBlaze memory. The MicroBlaze processor can copy data from the dual ported memories to the DDR3 global workspace and display floating point data in the debugger. The computation in the (8xSIMD) EdkDSP units can overlap with the communication with the DDR3 performed by MicroBlaze. It is supported by data and program cache. A Ping-Pong swap of memory banks is used by the accelerator firmware. The (8xSIMD) EdkDSP firmware is computing (in parallel) in some banks of all dual ported memories and the MicroBlaze is communicating (sequentially) to/from DDR3 in another set of banks of the dual-ported memories. This process can be stopped, inspected and debugged by the MicroBlaze debugger from the SDK 2013.4.



UTIA

9/60

http://zs.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

3. Installation and use of the evaluation package

3.1 Import of precompiled HW and SW projects into Xilinx SDK 2013.4

Unzip the evaluation package to directory of your choice. The directory c:\VM_07 will be used in this application note. You will get these directories:

c:\VM_07\d_34_7a

01.11.2014 16:11	<dir></dir>	
01.11.2014 16:11	<dir></dir>	
01.11.2014 16:09	<dir></dir>	d_7a200t_fp11_6x8
01.11.2014 16:09	<dir></dir>	d_7a200t_fp11_6x8_IMPORT
01.11.2014 16:12	<dir></dir>	d_7a200t_fp11_6x8_v1_10a
01.11.2014 16:12	<dir></dir>	d_7a200t_fp11_6x8_v1_20a
01.11.2014 16:12	<dir></dir>	d_7a200t_fp11_6x8_v1_30a
01.11.2014 16:12	<dir></dir>	d_7a200t_fp11_6x8_v1_40a
01.11.2014 16:10	<dir></dir>	d_7a200t_fp12_6x8
01.11.2014 16:10	<dir></dir>	d_7a200t_fp12_6x8_IMPORT
31.10.2014 14:25	<dir></dir>	d_7a200t_fp12_6x8_v1_10a
31.10.2014 14:24	<dir></dir>	d_7a200t_fp12_6x8_v1_20a
31.10.2014 14:24	<dir></dir>	d_7a200t_fp12_6x8_v1_30a
31.10.2014 14:23	<dir></dir>	d_7a200t_fp12_6x8_v1_

Select SDK 2013.4 workspace in c:\VM_07\d_34_7a \d_7a200t_fp12_6x8\SDK_Workspace. See Figure 5.

	X
	_ 1
	se
OK Ca	ncel
	■ Brow OK Ca

Figure 5: Select the SDK Workspace



Add **c:\VM_07\d_34_7a\d_7a200t_fp12_6x8\repo_edkdsp** path to the UTIA EdkDSP repository. See Figure 6.

🐽 Preferences		<u>_ </u>
type filter text	Add, remove or change the order of SDK's software repositories.	$\leftarrow \bullet \bullet \bullet \bullet \bullet$
⊡ · General	Local Repositories (available to the current workspace)	
Help Install/Update Remote Systems Run/Debug Team Terminal Viinx SDK	C:\VM_07\d_34_7a\d_7a200t_fp12_6x8\edkdsp_repos	New Remove Up Down
Boot Image		Relative
Hardware Specification	, Global Repositories (available across workspaces)	
···· Log Information Level ···· Repositories		New
XMD Startup		Remove
		Up
		Down
	SDK Installation Repositories C:\pf\Xilinx\SDK\2013.4\sw\ib\ C:\pf\Xilinx\SDK\2013.4\sw\XilinxProcessorIPLib\ C:\pf\Xilinx\SDK\2013.4\sw\ThirdParty\	
	Rescan Repositories	
(?)	Restore Defaults Apply	Cancel

Figure 6: Include the UTIA EdkDSP Repository

Click on the "Rescan Repositories" button. Click on the "Apply button", and finally click on the OK button. The path to the SW drivers has been defined.



In SDK, select File -> New -> Project ... -> Xilinx -> Hardware Platform Specification. See Figure 7. Click on the Next button.

🐵 New Project				<u>_ 🗆 ×</u>
Select a wizard				
Wizards:				
type filter text				
 	age Specification			
(?)	< Back	Next >	Finish	Cancel

Figure 7: Specify the hardware platform

In the "New Hardware Project" screen, fill into the Project name: hw_platform_0 In the New Hardware Project screen, fill into the Target Hardware Specification:

This will specify one of the 8 precompiled HW designs present in the evaluation package. See Figure 8.

We have selected the **d_7a200t_fp12_6x8_v1_40a** design, demonstrating the use of six instances the UTIA EdkDSP accelerators, all with 8xSIMD data path, with floating point single data path division. All six (8xSIMD) accelerators compiled in this design have identical capabilities defined by the IP core: bce_fp12_1x8_0_axiw_v1_40_a.

Click on "Finish" button to finalize the selection of the precompiled HW design. See Figure 8.



🐵 New Hardware Project				
New Hardware Project Create a new Hardware Project.				Ð
Project name: hw_platform_0				
Use default location Location: C:\VM_07\d_34_7a\d_7a200t_fp12_6x Choose file system: default 💌	8\SDK_Workspa	ace\hw_platform_	_0	Browse
Target Hardware Specification Provide the path to the hardware specification file This file usually resides in SDK/SDK_Export/hw fol The specification file and associated bitstream con C:\VM_07\d_34_7a\d_7a200t_fp12_6x8_v1_40	e exported from der relative to t ntent will be cop Ia\SDK_Export\	Project Navigato he XPS/Vivado pr ied into the work hw\system.xml	or or XPS or Viva oject location. space.	do or IPI. Browse
 Bitstream and BMM Files 				
?	< Back	Next >	Finish	Cancel

Figure 8: Use the name "hw_platform_0" and select one of the provided xml design descriptions

SDK is interpreting the system.xml and presents HW cores of in the design. See Figure 9.

The hardware platform "hw_platform_0" has been created.



13/60

http://zs.utia.cas.cz

🐵 C/C++ - hw_platform_0/system.xml - Xilir	IX SDK	_	
File Edit Source Refactor Navigate Search	Run Project Xilinx Tools Window Help		
=+ - U = =	8 [*] • 8 [*] • 9 [*] • 9 • 9 • 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1	C/C++	
		10/011	
Project Explorer 🛛 🗖 🗖	🗊 system.xml 🛛 🦳 🗖) (🖲 м) ^ж і	
	huu alatfama O Manduran Blatfama Casalfinatian	An outline is r	not
	nw_platform_0 Hardware Platform Specification	available.	
system wrapper bd.bmm	Design Information		
system_wrapper.bit			
system.xml	Target FPGA Device: 7a200t		
	Created With: Vivado 2013.4		
	Created On: Fri Oct 31 06:37:34 2014		
	Address Map for processor microblaze 0		
	bce_fp12_1x8_0_axiw_5 0x4b500000 0x4b5fffff		
	bce_fp12_1x8_0_axiw_4 0x4b400000 0x4b4fffff	J	
	bce_fp12_1x8_0_axiw_3 0x4b300000 0x4b3tftff		
	avi bran chi o Oven000000 Oven011fff		
	xadc wiz 0 0x44a40000 0x44a4ffff		
	mig Zseries 0 0x80000000 0xbfffffff		
	microblaze_0_axi_intc 0x41200000 0x4120ffff		
	mdm_1 0x41400000 0x41400fff		
	axi_ethernet_0_eth_buf 0x44a00000 0x44a3ffff		
	microblaze_0_local_memory_dlmb_bram_if_cntlr 0x00000000 0x00001fff		
	axi_uart16550_0 0x40400000 0x40401fff		
	axi_timer_0 0x41c00000 0x41c0ffff		
	axi_gpio_4 0x40040000 0x40041111		
	axi_gpio_3 0x40030000 0x40031111		
	ax gpic_1 0x40010000 0x4001fff		
	axi_gpio_0 0x4000000 0x4000ffff		
	axi ethernet 0 dma 0x41e00000 0x41e0ffff]	
	Overview Source		
	🗜 Problems 🖉 Tasks 📮 Console 🕴 🔲 Properties 🐙 Terminal 🛛 🕞 🔂 📑 🛃	🖳 + 📬 •	
	SDK Log		
	20:03:51 INFO : Reading in cores from local repositories:		
	C:\VM_07\d_34_7a\d_7a200t_fp12_6x8\edkdsp_repos		
	20:03:52 INFO : Updating libgen.options on all BSP projects.		
	20:03:52 INFO : Cleaning our projects in the workspace. 20:03:57 INFO : Saving repository preferences.		
	20:06:44 INFO : Project 'hw platform 0' created. You can now create BSPs and application	projects t	tar
			-
	•		
] •			

Figure 9: Hardware platform with the MicroBlaze processor and the address map

SW projects can be imported into SDK now. Select:

File -> Import -> General -> Existing Projects into Workspace Click on Next button. See Figure 10.



http://zs.utia.cas.cz

14/60

😳 Import	
Select Create new projects from an archive file or directory.	Ľ
Select an import source: type filter text General Archive File Existing Projects into Workspace File System Preferences C/C++ C/C++ Remote Systems Run/Debug C/P Team	
Back Next > Finish	Cancel

Figure 10: Import existing projects into workspace

Select the directory with projects to be imported. See Figure 11.

c:\VM_07\d_34_7a\d_7a200t_fp12_6x8_IMPORT

Set the "Copy projects into workspace" check box. Click on Finish button. See Figure 11.



http://zs.utia.cas.cz

15/60

🕸 Import				
Import Projects Select a directory to search for existing Edipse projects.				
Select root directory: C:\VM_07\d_34_7a\d_7a200t_fp12_6x8_IMPORT Select archive file: Projects:	Browse			
 bist_app (C:\VM_07\d_34_7a\d_7a200t_fp12_6x8_IMPORT\bist_app) edkdsp (C:\VM_07\d_34_7a\d_7a200t_fp12_6x8_IMPORT\edkdsp) edkdsp_cc (C:\VM_07\d_34_7a\d_7a200t_fp12_6x8_IMPORT\edkdsp_cc) raw_axi_bce_fp12_1x8_eval_op (C:\VM_07\d_34_7a\d_7a200t_fp12_6x8_IMPORT\raw_axi_bce_fp12_1x8_eval_op) socket_axi_bce_fp12_1x8_eval_op (C:\VM_07\d_34_7a\d_7a200t_fp12_6x8_IMPORT\socket_axi_bce_fp12_1x8_eval_op) socket_axi_bce_fp12_1x8_fir_lms (C:\VM_07\d_34_7a\d_7a200t_fp12_6x8_IMPORT\socket_axi_bce_fp12_1x8_eval_op) socket_axi_bce_fp12_1x8_fir_lms (C:\VM_07\d_34_7a\d_7a200t_fp12_6x8_IMPORT\socket_axi_bce_fp12_1x8_fir_lms) standalone_bsp_0 (C:\VM_07\d_34_7a\d_7a200t_fp12_6x8_IMPORT\standalone_bsp_0) xilkernel_bsp_0 (C:\VM_07\d_34_7a\d_7a200t_fp12_6x8_IMPORT\xilkernel_bsp_0) 				
Copy projects into workspace Working sets Working sets:	Select			
Reck Next > Finish	Cancel			

Figure 11: Select copy projects into workspace and finish the import of all projects.

All the UTIA EdkDSP SW projects are imported into SDK workspace from the directory c:\VM_07\d_34_7a\d_7a200t_fp12_6x8_IMPORT

Process of compilation will start automatically. This first compilation of all SDK SW projects can take several minutes to finish. It should finish without errors. See Figure 12.



3.2 Evaluation of demo projects

The "bist_app" project in the "Project Explorer" window of the SDK 2013.4 is only slightly modified version of the Xilinx BIST SW application project. The RAM memory test is adjusted for the 128 KB RAM. See Figure 12.

The "edkdsp" project is extending the "bist_app" with tests of the EdkDSP accelerator, without Ethernet.

The "raw_axi_bce_fp12_1x8_eval_op" project is extending the "edkdsp" with RAW version of the lwIP Ethernet www server GUI, the TFTP file server and the RAM based file system.

The "socket_axi_bce_fp12_1x8_eval_op" project is extending the "edkdsp" with SOCKET version of the IwIP Ethernet www server GUI, the TFTP file server and the RAM based file system.

The "socket_axi_bce_fp12_1x8_fir_lms" project is demonstrating the floating point FIR filter and LMS filter computation on a single (8xSIMD) EdkDSP accelerator with the SOCKET version of the IwIP Ethernet www server GUI, the SOCKET version of the TFTP file server and the RAM based file system.

🐵 C/C++ - hw_platform_0/system.xml - Xilin	1x SDK					
File Edit Source Refactor Navigate Search Run Project Xilinx Tools Window Help						
] ■ • □ □ □ ≥ • % • 0 =] □ □] ≥ • 7 • + + + + +] @ • 龄 • C • G • 救 • O	• 💊 • 🔌 🖂] 🏶 📓] 🕃] 🤔 🔗 🔹	🖹 🛅 C/C++		
Project Explorer 🛛 🗖 🗖	system.xml 🛛			- С (м »ı - С		
	IP blocks present in the design			An outline is not		
Project Explorer 23 Project Explorer 23 Project Explorer 23 Project Explorer 23 Project Explorer 24 Project Explorer 25 Project Explorer 25	<pre>system.xml 23 IP blocks present in the design axi_bram_ctrl_0 ara axi_ethernet_0_bram axi_ethernet_0_eth_buf axi_ethernet_0_eth_mac axi_gpio_0 axi_gpio_1 axi_gpio_1 axi_gpio_2 axi_gpio_3 axi_gpio_4 axi_ic_0 axi_mem_intercon_s00_couplers_auto_us axi_mem_intercon_s01_couplers_auto_us axi_mem_intercon_s03_couplers_auto_us axi_mem_intercon_s04_couplers_auto_us axi_mem_intercon_s0ar axi_mem_intercon_s0ar axi_mem_intercon_s0ar axi_mem_intercon_s0ar axi_mem_intercon_s0ar axi_mem_intercon_s0ar axi_mem_intercon_s0ar axi_mem_intercon_s0ar axi_mem_intercon_s0ar axi_mem_intercon_s0ar axi_mem_intercon_s0ar axi_uart16550_0 bce_fp12_1x8_0_axiw_1 bce_fp12_1x8_0_axiw_2 bce_fp12_1x8_0_axiw_3 bce_fp12_1x8_0_axiw_4 bce_fp12_1x8_0_axiw_5 dk_wiz_0 gtxe2_top_0 mdm_1 microblaze_0 </pre>	axi_bram_ctrl blk_mem_gen axi_dma axi_ethernet_buffer tri_mode_ethernet_mac axi_gpio axi_gpio axi_gpio axi_gpio axi_gpio axi_dwidth_converter axi_dwidth_converter axi_dwidth_converter axi_dwidth_converter axi_dwidth_converter axi_dwidth_converter axi_dwidth_converter axi_dwidth_converter axi_dwidth_converter axi_dwidth_converter axi_crossbar axi_timer axi_crossbar axi_timer axi timer	3.0 8.1 7.1 2.0 8.1 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1 2.1	An outline is not available.		
	microblaze_0_axi_intc	axi_intc	4.1	•		
	Overview Source					
	💦 Problems 🧔 Tasks 📃 Console 🖾 🔲	Properties 🔎 Terminal	ት 🕁 📰	🔠 🕞 🛃 - 🗂 - 🗖 -		
	CDT Build Console [socket_axi_bce_fp12_1x8_ev	al_op]				
	<pre>ELF file : socket_axi_bce_fp12_ elfcheck passed. 'Finished building: socket_axi_bce ' '</pre>	1x8_eval_op.elf e_fp12_1x8_eval_op.e	elf.elfcheck'			
	20:13:49 Build Finished (took 34s.	258ms)				
] □◆						

Figure 12: All projects are compiled. See IP blocks present in the design.

Connect the jtag and serial line USB cables to your AC701 board. Switch ON the board.



@ C/C++ - hw_platform_0/system.xml - Xilinx SDK X				
File Edit Source Refactor Navigate Search Run Project XilinxTools Window Help				
📸 • 🖫 🚌 📥 🛞 • 🗞 • ଲ	📸 • 😂 • 🕞 • 🞯 • 🏇 • 🕖 •	Q 🛛 🔪 🛛 🗖	🏶 🕱 🚱 🖉 🗸 🗸	🛱 🛱 C/C++
■ 〒 タ・ᄸ・や ←・→・				
	system.xmi 23			
🗌 🖂 🔄 🔻 💙	bce_fp12_1x8_0_axiw_0	bce_fp12_1x8_0_axiw	1.0	An outline is not
E bist app	bce_fp12_1x8_0_axiw_1	bce_fp12_1x8_0_axiw	1.0	available.
1 Binaries	bce_tp12_1x8_0_axiw_2	bce_fp12_1x8_0_axiw	1.0	
🕀 🔊 Includes	bce_tp12_1x8_0_axiw_3	bce_tp12_1x8_0_axiw	1.0	
E Debug	bce_tp12_1x8_0_axiw_4	bce_fp12_1x8_0_axiw	1.0	
The sec	bce_tp12_1x8_0_axiw_5	bce_tp12_1x8_0_axiw	1.0	
	cik_wiz_0	cik_wiz	5.1	
	gtxez_top_0	gotez_top	1.0	
	mam_1	mum	3.0	
	microblaze_0	nici oblaze	5.2 4 1	
	microblaze_0_axi_intc	axi_mu	7.1	
E H C	microblaze 0 axi periph m13 couplers auto pc	axi_protocol_converter	2.1	
in in indiate a	microblaze 0 avi periph m14 couplers auto pc	axi_protocol_converter	2.1	
ibwal.a	microblaze 0 axi periph m15 couplers auto pc	axi_protocol_converter	2.1	
the edkdsp_cc	microblaze 0 avi periph tier2 vhar 0	axi_protocor_converter	2.1	
+ w_platform_0	microblaze 0 axi periph tier2 xbar 1	axi_crossbar	2.1	
🖻 🎦 raw_axi_bce_fp12_1x8_eval_op	microblaze 0 axi periph tier2 xbar 2	axi_crossbar	2.1	
🕀 🐝 Binaries	microblaze 0 axi periph xbar	axi crossbar	2.1	
	microblaze 0 local memory dlmb bram if cntr	Imb bram if cnthr	4.0	
🕀 🗁 Debug	microblaze 0 local memory dlmb v10	Imb v10	3.0	
🗄 🔂 src	microblaze 0 local memory ilmb bram if cnthr	Imb bram if cntlr	4.0	
🖻 🎏 socket_axi_bce_fp12_1x8_eval_op	microblaze 0 local memory ilmb v10	lmb v10	3.0	
🕀 🐝 Binaries	microblaze_0_local_memory_lmb_bram	blk mem gen	8.1	
🕀 👘 Includes	mig_7series_0	mig_7series	2.0	
🕀 🗁 Debug	proc_sys_reset_1	proc_sys_reset	5.0	
🗄 🚡 src	xadc_wiz_0	xadc_wiz	3.0	
🖻 🎏 socket_axi_bce_fp12_1x8_fir_lms	xlconstant_0	xlconstant	1.0	
🗄 🐝 Binaries	xlconstant_1	xlconstant	1.0	
⊡ 👘 Indudes	xlconstant_2	xlconstant	1.0	
🕀 🗁 Debug	xlconstant_3	xlconstant	1.0	
🗄 🔂 src	Quantieur Seurce			<u> </u>
🕀 🥮 standalone_bsp_0				
⊞∰ xilkernel_bsp_0	Problems 🖉 Tasks 📮 Console 🛛 🔲 F	Properties 🖉 Terminal		<u>x </u>
	CDT Build Console [bist_app]			
	ELF file : bist_app.elf			
	eltcheck passed.	Colorado I		
	' '	ICHECK		
	20:12:42 Build Finished (took 285.11	l1ms)		
		1		
				•
■◆ C Eitome calacted				
5 items selected			J	

Figure 13: Set all projects for Release and delete all Debug subdirectories



http://zs.utia.cas.cz

18/60

🐵 C/C++ - hw_platform_0/system.xml - Xilin	IX SDK			
File Edit Source Refactor Navigate Search Run Project Xilinx Tools Window Help				
] 11 • 11 10 10 ≥ 30 • % • 10] 11 11 21 • 11 • 11 • 11 • 1] @ • @ • ፪ • ଙ •] 救 • O •	• 💁 •] 🗶] 🗖] 🏭 🔟 🔀 🛛 🥭 🛷 🔹	😭 📴 C/C++
Project Explorer 🛛 🗖 🗖	system.xml 🕱			- = () м »ı - = =
	bce fp12 1x8 0 axiw 0	bce fp12 1x8 0 axiw	1.0	An outline is not
	bce fp12 1x8 0 axiw 1	bce fp12 1x8 0 axiw	1.0	available.
l=⊡ bist_app	bce_fp12_1x8_0_axiw_2	bce_fp12_1x8_0_axiw	1.0	
🗄 🐝 Binaries	bce_fp12_1x8_0_axiw_3	bce_fp12_1x8_0_axiw	1.0	
	bce_fp12_1x8_0_axiw_4	bce_fp12_1x8_0_axiw	1.0	
E Celease	bce_fp12_1x8_0_axiw_5	bce_fp12_1x8_0_axiw	1.0	
E 🔁 src	clk_wiz_0	clk_wiz	5.1	
edkdsp	gtxe2_top_0	gtxe2_top	1.0	
⊞ 🐝 Binaries	mdm_1	mdm	3.0	
E	microblaze_0	microblaze	9.2	
🗄 🗁 Release	microblaze_0_axi_intc	axi_intc	4.1	
	microblaze_0_axi_periph_i02_couplers_auto_pc	axi_protocol_converter	2.1	
libmfsimage.a	microblaze_0_axi_periph_m13_couplers_auto_pc	axi_protocol_converter	2.1	
ibwal.a	micropiaze_0_axi_peripn_m14_coupiers_auto_pc	axi_protocol_converter	2.1	
🗄 🗁 edkdsp_cc	micropiaze_0_axi_peripn_m15_coupiers_auto_pc	axi_protocoi_converter	2.1	
🕀 🔁 hw_platform_0	microblaze_0_axi_periph_tier2_xbar_0	axi_crossbar	2.1	
E 🚰 raw_axi_bce_fp12_1x8_eval_op	microblaze 0 avi periph tier? vbar 2	axi_crossbar	2.1	
🗄 🐝 Binaries	microblaze 0 axi periph xbar	axi_crossbar	2.1	
🗄 👘 Includes	microblaze 0 local memory dlmb bram if coth	Imb bram if coth	4.0	
🗄 🗁 Release	microblaze 0 local memory dlmb v10	Imb v10	3.0	
🗄 🗁 src	microblaze 0 local memory ilmb bram if cnth	Imb bram if onth	4.0	
🖻 😂 socket_axi_bce_fp12_1x8_eval_op	microblaze 0 local memory ilmb v10	Imb v10	3.0	
🗄 🐝 Binaries	microblaze_0_local_memory_lmb_bram	blk_mem_gen	8.1	
🗄 👘 Includes	mig_7series_0	mig_7series	2.0	
🕀 🔁 Release	proc_sys_reset_1	proc_sys_reset	5.0	
🗄 🗁 src	xadc_wiz_0	xadc_wiz	3.0	
🖻 😂 socket_axi_bce_fp12_1x8_fir_lms	xlconstant_0	xlconstant	1.0	
🕀 🚸 Binaries	xlconstant_1	xlconstant	1.0	
🗄 👘 Includes	xlconstant_2	xlconstant	1.0	
🗄 🗁 Release	xlconstant_3	xlconstant	1.0	-
⊞ 🤁 src	Overview Source			
	Problems 🖉 Tasks 🖃 Console 🖄 🔲 I	Properties 🔎 Terminal	ይ <u>ት </u> 🖬 🖬 🖬	
	CDT Ruild Cancele [hist app]	index in the second		
	20:22:56 **** Incremental Build of	configuration Rela	ase for project hist ann ****	
	make all	configuración keit	ase for project bist_app	
	make: Nothing to be done for `all'.			
	5			
	20:22:56 Build Finished (took 296ms))		
				<u> </u>
] •				

Figure 14: All projects are recompiled for release.

19/60

On PC, start PuTTY terminal. Set 9600 baud and "Flow control" to None. See Figure 15 and Figure 16.



http://zs.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

PuTTY Configuration		x
ategory:		
- Session	Basic options for your PuTTY session	
 Session Logging Terminal Keyboard Bell Features Window Appearance Behaviour Translation Selection Colours Connection Data Proxy Telnet Rlogin SSH Serial 	Basic options for your Pulling session Specify the destination you want to connect to Host Name (or IP address) Port [22] Connection type: O Raw Telnet Connection type: O Raw Telnet Connection type: O Raw Telnet Coad, save or delete a stored session Saved Sessions Default Settings Load sp605 prepinac sp605 Delete Close window on exit: O Always Never	
About	Open Cancel	
	About	Putty Configuration ategory: Session Logging Terminal Keyboard Bell Features Window Appearance Behaviour Translation Selection Colours Data Proxy Telnet Rlogin SSH Serial

Figure 15: Open PuTTY terminal.

🔀 PuTTY Configuration 🔀				
Category:				
 □· Session ··· Logging □· Teminal ··· Keyboard ··· Bell ··· Features □· Window ··· Appearance ··· Behaviour ··· Translation ··· Selection ··· Colours □· Connection ··· Data ··· Proxy ··· Telnet ··· Rlogin ··· SSH ··· Senal 	Options controlling Select a serial line Serial line to connect to Configure the serial line Speed (baud) Data bits Stop bits Parity Flow control	Iocal serial lines COM3 9600 8 1 None None		
About	C)pen Cancel		

Figure 16: Select "Serial", select your COL port, set speed to 9600 and flow control to None.



3.3 Ethernet point to point connection with PC

The SDK SW projects included in this evaluation package demonstrate integration of the UTIA EdkDSP accelerator together with the Xilinx 1Gb Ethernet controller. The connection to the Ethernet is based on two versions of the LwIP SW:

- Raw versions of SDK SW projects use raw version of the LwIP library without real-time OS.
- Socket versions of SW projects use the socket version of LwIP on top of the Xilinx XilKernel.

Set your PC Ethernet connection to point-to-point with the fixed IP address:

192.168.8.2

All included UTIA EdkDSP projects are setting the IP address of the AC701 board to:

192.168.8.10

This setting enables the direct point to point Ethernet connection.

3.4 Boot of the bitstream

Program the AC701 board by selecting in SDK: Xilinx Tools -> Program FPGA

C:\VM_07\d_34_7a\d_7a200t_fp12_1x8\SDK_Workspace\hw_platform\system.xml

Click on the "Program" button. See Figure 17.

The AC701 board is programmed with the system_wrapper.bit. The MicroBlaze is running in the initial bootloop from internal FPGA RAM.

3.5 Boot of the application

The SW bist_app.elf application from the "bist_app" project can be downloaded to the DDR3 memory and started. Select the "bist_app" project in the project navigator.

In SDK, select: Run -> Run Configuration -> Xilinx C/C++ ELF

Click on the "New launch configuration" in the Run configuration screen and the bist_app.elf project executable is ready for download to DDR3 via the jtag cable. Click on "Run" button to download the executable. See Figure 18.

21/60



http://zs.utia.cas.cz



💀 Program FPGA 🔀
Program FPGA Specify the bitstream and the ELF files that reside in BRAM memory
Hardware Configuration
Hardware Specification: C:\VM_07\d_34_7a\d_7a200t_fp12_6x8\SDK_Workspace\hw_platform_0\system.xml
Bitstream: system_wrapper.bit Search Browse
BMM File: system_wrapper_bd.bmm
Software Configuration
Processor ELF File to Initialize in Block RAM
system_i/microblaze bootloop
Program Cancel

Figure 17: Program AC701 board.

Click on the "Program" button.

no configurations		×
Create, manage, and run config	jurations	
Image: Second system Image: Second system	Name: bist_app Release Main Image: Device Initialization C/C++ Application: Image: Release Usit_app.elf Project: Image: Dist_app Build (if required) before launching Image: Dist_app Build configuration: Image: Dist_app Build configuration: Image: Dist_app Build configuration: Image: Dist_app Image: Dist_app Image: Dist_app Build configuration: Image: Dist_app Image: Dist_app Image: Dist_app Image: Dist_app Image: Dist_app Build configuration: Image: Dist_app Image: Dist_app Image: Dist_app	STDIO Connection Profile Options Debugger Options Common Variables Search Project Browse Browse Release Select configuration using 'C/C++ Application' O Disable auto build Configure Workspace Settings
Filter matched 7 of 7 items		Apply Revert
?		Run Close

Figure 18: Select "bist_app.elf" code.

Run the application bist_app.elf by clicking on Run.



🛃 COM3 - PuTTY

```
Xilinx Artix-7 FPGA AC701 Evaluation Kit
                                      44
   Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
4: TIMER Test
5: ROTARY Test
6: SWITCH Test
7: LCD Test
8: DDR3 External Memory Test
9: BRAM Internal Memory Test
A: ETHERNET Loopback Test
B: BUTTON Test
0: Exit
       AC701 - GPIO LED Test
        Watch the LEDs
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
4: TIMER Test
5: ROTARY Test
6: SWITCH Test
7: LCD Test
8: DDR3 External Memory Test
9: BRAM Internal Memory Test
A: ETHERNET Loopback Test
B: BUTTON Test
0: Exit
```

- 🗆 ×



The Xilinx **bist_app** demo serves for test of the MicroBlaze peripherals. Stop hardware from SDK.

Download again the bitstream (chapter 3.4), select the **edkdsp** project for download (chapter 3.5), run it to see the extended menu enabling tests of the EdkDSP accelerator. See Figure 20.



🚰 COM3 - PuTTY

AC701 - GPIO LED Test *********** ******* ****** Watch the LEDs Press any key to return to main menu Choose Feature to Test: 1: UART Test 2: LED Test 3: IIC Test 4: TIMER Test 5: ROTARY Test 6: SWITCH Test 7: LCD Test 8: DDR3 External Memory Test 9: BRAM Internal Memory Test A: ETHERNET Loopback Test B: BUTTON Test 0: Exit Good-bye! Xilinx Artix-7 FPGA AC701 Evaluation Kit *********** ******* Choose Feature to Test: 1: UART Test 2: LED Test 3: IIC Test 4: TIMER Test 5: ROTARY Test 6: SWITCH Test 7: LCD Test 8: DDR3 External Memory Test 9: BRAM Internal Memory Test A: ETHERNET Loopback Test B: BUTTON Test C: EdkDSP Eval Op 0: Exit

- 🗆 ×

Figure 20: Run the edkdsp.elf application and select the EdkDSP Eval Op test.

Select the C option from the terminal keyboard to run test of the EdkDSP accelerator. See Figure 21.



🛃 COM3 - PuTTY				
MB0 : (EdkDSP 8xSIMD) VMULT BZ2A 'worker1' . OK				
MB0 : (EdkDSP 8xSIMD) VMULT AZ2B 'worker1' . OK				
MB0 : (EdkDSP 8xSIMD) VPROD 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VMAC 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VPROD S8 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VDIV worker1' OK				
ah=3 bh=3 zh=3				
MB0 : (EdkDSP 8xSIMD) VZ2A 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VB2A 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VZ2B 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VA2B 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VADD 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VADD_BZ2A 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VADD_AZ2B 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VSUB 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VSUB_BZ2A 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VSUB_AZ2B 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VMULT 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VMULT_BZ2A 'worker1' . OK				
MB0 : (EdkDSP 8xSIMD) VMULT_AZ2B 'worker1' . OK				
MB0 : (EdkDSP 8xSIMD) VPROD 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VMAC 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VPROD_S8 'worker1' OK				
MB0 : (EdkDSP 8xSIMD) VDIV 'worker1' OK				
Press any key to return to main menu				
Choose Feature to Test:				
1: UART Test				
2: LED Test				
3: IIC Test				
4: TIMER Test				
5: ROTARY Test				
6: SWITCH Test				
7: LCD Test				
8: DDR3 External Memory Test				
9: BRAM Internal Memory Test				
A: ETHERNET Loopback Test				
B: BUTTON Test				
C: EdkDSP Eval Op				
0: Exit				
Good-byel				
Good-bye:				
	_			

Figure 21: The EdkDSP basic vector floating point operations have been tested.

Stop hardware from the SDK. Download again the bitstream (chapter 3.4), select the raw_axi_bce_fp12_1x8_eval_op project for download (chapter 3.5) and run it. See Figure 22.



25/60

http://zs.utia.cas.cz

```
🚰 COM3 - PuTTY
                                                                  _ 🗆 🗡
 MB0 : (EdkDSP 8xSIMD) VMAC 'worker1' ..... OK
                                                                        *
 MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' .... OK
 MB0 : (EdkDSP 8xSIMD) VPROD_S8 'worker1' ... OK
 MB0 : (EdkDSP 8xSIMD) VDIV 'worker1' ..... OK
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
4: TIMER Test
5: ROTARY Test
6: SWITCH Test
7: LCD Test
8: DDR3 External Memory Test
9: BRAM Internal Memory Test
A: ETHERNET Loopback Test
B: BUTTON Test
C: EdkDSP Eval Op
0: Exit
Good-bye!
Initializing MFS at 0x800EBDB4
Done.
Located index.html
 ----lwIP RAW Mode Demo Application -----
Board IP:
               192.168.8.10
                255.255.255.0
Netmask :
               192.168.8.1
Gateway :
Start PHY autonegotiation
Waiting for PHY to complete autonegotiation.
autonegotiation complete
auto-negotiated link speed: 1000
Initializing MFS at 0x800EBDB4
Done.
Located index.html
                       Port Connect With ..
              Server
                     _____ ____
                         69 $ tftp -i 192.168.8.10 PUT <source-file>
         tftp server
         http server
                         80 Point your web browser to http://192.168.8
 10
```

Figure 22: Select "raw_axi_bce_fp12_eval_opl.elf application to test the lwIP services in RWW mode.

The RAW version of the tftp server and the RAW version of the http server have been started on the Artix7 MicroBlaze processor. Open www browser in (Internet Explorer) client and connect to the board address http://192.168.8.10/



```
🛃 COM3 - PuTTY
                                                                   - 🗆 ×
Gateway :
                192.168.8.1
Start PHY autonegotiation
Waiting for PHY to complete autonegotiation.
autonegotiation complete
auto-negotiated link speed: 1000.
Initializing MFS at 0x800EBDB4
Done.
Located index.html
                       Port Connect With ...
              Server
         tftp server
                         69 $ tftp -i 192.168.8.10 PUT <source-file>
                         80 Point your web browser to http://192.168.8
         http server
 10
http GET: index.html
http GET: css/main.css
http GET: images/logo.gif
http GET: yui/yahoo.js
http GET: yui/dom.js
attempting to read 1400 bytes, left = 3855 bytes
attempting to read 1400 bytes, left = 2455 bytes
attempting to read 1400 bytes, left = 1055 bytes
http GET: yui/event.js
attempting to read 1400 bytes, left = 7309 bytes
attempting to read 1400 bytes, left = 5909 bytes
attempting to read 1400 bytes, left = 4509 bytes
attempting to read 1400 bytes, left = 3109 bytes
attempting to read 1400 bytes, left = 1709 bytes
attempting to read 1400 bytes, left = 309 bytes
http GET: yui/conn.js
http GET: yui/anim.js
http GET: js/main.js
attempting to read 1400 bytes, left = 4633 bytes
attempting to read 1400 bytes, left = 3233 bytes
attempting to read 1400 bytes, left = 5580 bytes
attempting to read 1400 bytes, left = 4180 bytes
attempting to read 1400 bytes, left = 336 bytes
attempting to read 1400 bytes, left = 1833 bytes
attempting to read 1400 bytes, left = 433 bytes
attempting to read 1400 bytes, left = 2780 bytes
attempting to read 1400 bytes, left = 1380 bytes
http POST: switch state: 0
http POST: ledstatus: 0
```

Figure 23: The Java Script has been loaded from the FPGA RAM based file system to your brawser.

Support script files are downloaded to the PC from the Artix7 file system and the interface page is started. See Figure 23 and Figure 24.



EXilinx WebServe	er Demo - Internet Explorer	_ _ _ ×
🕞 🕞 🗢 🗳 ht	ttp://192.168.8.10/ 🔎 🍯 🍣 Xilinx WebServer Demo 🗙	☆ ☆ 🔅
Soubor Úpravy	Zobrazit Oblíbené položky Nástroje Nápověda	
£)	KILINX°	^
	Xilinx Web Server Demo	
	Hello! This is a demonstration of a simple embedded webserver created using lwIP. Using the lwIP networking stack, a webserver can be easily embedded into your software application. A webserver provides an easy method to control or monitor the embedded platform via an Internet browser.	
	Documentation	
	Documentation on how to setup a webserver using lwIP is available in Xilinx XAPP1026.	
	Controlling the Embedded System	
	This example is intended to illustrate how the functionality of the embedded system can be controlled from the browser. Here, the <u>LED's on the board</u> can be switched on or off by clicking on the 'Toggle LEDs' button.	
	LEDs are now OFF.	
	Toggle LEDs	_
	Monitoring the Embedded System	
	A webserver could be used to monitor the status of the system. For example, the status of the DIP switches on the board is shown below. Once you change the state of the <u>DIP switches on</u> the board, press 'Update Status' to see the new settings in the browser.	
	0000000	
	Update Status	~

Figure 24: The demo www server is evaluating the basic GUI for communication from the web browser client to the Artix7 application working as an embedded server providing 1 G bit point to point connection.

The **Update Status** button serves to get the DIP switches status. The **Toggle LEDs** button is toggling the led output on the board and starts the EdkDSP accelerator evaluation. See Figure 25. The SW application is testing presence of an updated firmware in the RAM based file system of the board. If it is not present, the default firmware is used.

The file FP1101.TXT is open for WR in the RAM based file system. It will store text messages from the tested EdkDSP accelerator.

The capabilities of all 6 EdkDSP accelerators are displayed next. This information is based on the reply from the initialised accelerators. Test is performed. Finally the top directory of the RAM based file system is listed together with the information about used and free blocks in the RAM based file system. See Figure 25.



28/60

http://zs.utia.cas.cz



🖉 COM3 - PuTTY
nttp POST: switch state: F
nttp POST: switch state: 0
Tests of vector operations.
File FP1101P0.DEC not found.
Default firmware will be used.
File FP1101P1.DEC not found.
Default firmware will be used.
File FP1101.TXT created for wr
MB0 : (EdkDSP 8xSIMD) Capabilities1 = 13FFFF
MB0 : (EdkDSP 8xSIMD) Capabilities2 = 13FFFF
MB0 : (EdkDSP 8xSIMD) Capabilities3 = 13FFFF
MB0 : (EdkDSP 8xSIMD) Capabilities4 = 13FFFF
MB0 : (EdkDSP 8xSIMD) Capabilities5 = 13FFFF
MB0 : (EdkDSP 8xSIMD) Capabilities6 = 13FFFF
ah=0 bh=0 zh=0
MB0 : (EdkDSP 8xSIMD) VZ2A 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VB2A 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VZ2B 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VA2B 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VADD 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VADD_BZ2A 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VADD_AZ2B 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VSUB 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VSUB_BZ2A 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VSUB_AZ2B 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VMULT 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VMULT_BZ2A 'worker1' . OK
MB0 : (EdkDSP 8xSIMD) VMULT_AZ2B 'worker1' . OK
MB0 : (EdkDSP 8xSIMD) VPROD 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VMAC 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VPROD_S8 'worker1' OK
MB0 : (EdkDSP 8xSIMD) VDIV 'worker1' OK
Blocks_used 237
Blocks_free 1811
Directory css 00000003
Directory images 00000005
.ndex.html 00000b96
Directory js 00000003
Directory yui 00000007
P1101.TXT 0000061e
ttp POST: ledstatus: FFFFFFF

Figure 25: Test of basic operations has been started from the web browser GUI TOGLE LED button. The listing of the top level directory of the RAM based file system is provided to the terminal.

Close the web browser. Close the application running on the Artix7 from the SDK (click on the Red square icon on top of the console and next on the X icon to close the debugger session).

Download again the bitstream (chapter 3.4), select the **socket_axi_bce_fp12_1x8_eval_op** project for download (chapter 3.5) and run it. See Figure 26.

signar	department of processing	http://zs.utia.cas.cz
	29/6	60
ŪTIA	Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.	© 2014 ÚTIA AV ČR, v.v.i. All disclosure and/or reproduction rights reserved

🛃 COM3 - PuTTY	×		
MB0 : (EdkDSP 8xSIMD) VA2B 'worker1' OK			
MB0 : (EdkDSP 8xSIMD) VADD 'worker1' OK			
MB0 : (EdkDSP 8xSIMD) VADD_BZ2A 'worker1' OK			
MB0 : (EdkDSP 8xSIMD) VADD_AZ2B 'worker1' OK			
MB0 : (EdkDSP 8xSIMD) VSUB 'worker1' OK			
MB0 : (EdkDSP 8xSIMD) VSUB_BZ2A 'worker1' OK			
MB0 : (EdkDSP 8xSIMD) VSUB_AZ2B 'worker1' OK			
MB0 : (EdkDSP 8xSIMD) VMULT 'worker1' OK			
MB0 : (EdkDSP 8xSIMD) VMULT_BZ2A 'worker1' . OK			
MB0 : (EdkDSP 8xSIMD) VMULT_AZ2B 'worker1' . OK			
MB0 : (EdkDSP 8xSIMD) VPROD 'worker1' OK			
MB0 : (EdkDSP 8xSIMD) VMAC 'worker1' OK			
MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK			
MB0 : (EdkDSP 8xSIMD) VPROD_S8 'worker1' OK			
MB0 : (EdkDSP 8xSIMD) VDIV 'worker1' OK			
Blocks_used 237			
Blocks_free 1811			
Directory css 00000003			
Directory images 00000005			
index.html 00000b96			
Directory js 00000003			
Directory yui 00000007			
FP1101.TXT 0000061e			
http POST: ledstatus: FFFFFFF			
Initializing MFS at 0x801BD488			
Done.			
Located index.html			
LATD Carbon Made Dama Bardiantian			
IWIP Socket Mode Demo Application			
Doard IP: 192.100.0.10			
Netmask : 255.255.255.0			
Gateway : 192.100.0.1			
Server Port Connect With			
http garwar 80 Daipt war was brown to betry (/102 100			
nttp server 80 Point your web browser to http://192.100.0			
.10			
Start DHV autonegotiation			
Waiting for PHY to complete autonegotiation			
autonegotiation complete			
auto-negotiated link speed: 1000			
auto negotratea iink speca. 1000	Ţ		

Figure 26: Start the socket_axi_bce_fp12_1x8_eval_op.elf demo application, working on top of the Xilkernel OS..

The SOCKET version of the tftp server and the http server have been started on the Artix7 MicroBlaze processor. Open www browser (Internet Explorer) client and connect to the board address: <u>http://192.168.8.10/</u>

Click on the **Toggle LEDs** button to toggle the led output on the board and to starts the EdkDSP accelerator evaluation. The SOCKET version of the server supports both buttons in parallel. See Figure 27.

signar p	orocessing		http://zs.utia.cas.cz
		30/60	
ŪTĪA	Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.		© 2014 ÚTIA AV ČR, v.v.i. All disclosure and/or reproduction rights reserved

ttp POST: switch state: 0	
ttp POST: ledstatus: 0	
Tests of vector operations.	
File FP1101P0.DEC not found.	
Default firmware will be used.	
File FP1101P1.DEC not found.	
Default firmware will be used.	
File FP1101.TXT created for wr	
MB0 : (EdkDSP 8xSIMD) Capabilities1 = 13FFFF	
MBO : (EdkDSP 8xSIMD) Capabilities2 = 13FFFF	
MBO : (EdkDSP 8xSIMD) Capabilities3 = 13FFFF	
MBO : (EdkDSP 8xSIMD) Capabilities4 = 13FFFF	
MBO : (EdkDSP 8xSIMD) Capabilities5 = 13FFFF	
MB0 : (EdkDSP 8xSIMD) Capabilities6 = 13FFFF	
ah=0 bh=0 zh=0	
MB0 : (EdkDSP 8xSIMD) VZ2A 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VB2A 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VZ2B 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VA2B 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VADD 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VADD BZ2A 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VADD AZ2B 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VSUB 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VSUB BZ2A 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VSUB AZ2B 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VMULT 'worker1' OK	
MBO : (EdkDSP 8xSIMD) VMULT BZ2A 'worker1' . OK	
MBO : (EdkDSP 8xSIMD) VMULT A72B 'worker1', OK	
MB0 : (EdkDSP 8xSIMD) VPROD 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VMAC 'worker1'	
MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK	
MBO : (EdkDSP SwSIMD) VPROD S8 'Worker1' OK	
MB0 : (EdkDSP 8xSIMD) VDIV 'worker1' OK	
locks used 237	
locks free 1811	
irectory cas 00000003	
irectory images 00000005	
ndex.html 00000b96	
irectory is 00000003	
irectory vui 00000007	
P1101_TXT_0000061e	
ttp POST: ledstatus: FFFFFFF	

Figure 27: Test of vector operations is started from the www browser GUI. It is served by the lwIP library working on top of the Xilkernel.

Close the web browser. Close the socket based application running on the Artix7 from the SDK. Download again the bitstream (chapter 3.4), select the socket_axi_bce_fp12_1x8_fir_lms project for download (chapter 3.5) and run it.



<pre>MB0 : (EdkDSP \$xSIMD) VADD 'worker1' OK MB0 : (EdkDSP \$xSIMD) VADD_B22A 'worker1' OK MB0 : (EdkDSP \$xSIMD) VADD_B22B 'worker1' OK MB0 : (EdkDSP \$xSIMD) VSUB 'worker1' OK MB0 : (EdkDSP \$xSIMD) VSUB_B22A 'worker1' OK MB0 : (EdkDSP \$xSIMD) VMULT 'worker1' OK MB0 : (EdkDSP \$xSIMD) VMULT 'worker1' OK MB0 : (EdkDSP \$xSIMD) VMULT_B22A 'worker1' OK MB0 : (EdkDSP \$xSIMD) VMULT_A22B 'worker1' OK MB0 : (EdkDSP \$xSIMD) VMULT_A22B 'worker1' OK MB0 : (EdkDSP \$xSIMD) VMULT_A22B 'worker1' OK MB0 : (EdkDSP \$xSIMD) VMED_A22A 'worker1' OK MB0 : (EdkDSP \$xSIMD) VMED_A22A 'worker1' OK MB0 : (EdkDSP \$xSIMD) VMED_A22B 'worker1' OK MB0 : (EdkDSP \$xSIMD) VMEDAC 'worker1' OK MB0 : (EdkDSP \$xSIMD) VDIV 'worker1' OK MB0 : (EdkDSP \$xSIMD \$</pre>	🖉 COM3 - PuTTY 📃 🗆 🗙
<pre>MB0 : (EdkDSP 8xSIMD) VADD_A22B 'worker1' OK MB0 : (EdkDSP 8xSIMD) VADD_A22B 'worker1' OK MB0 : (EdkDSP 8xSIMD) VSUB B22A 'worker1' OK MB0 : (EdkDSP 8xSIMD) VSUB A22B 'worker1' OK MB0 : (EdkDSP 8xSIMD) VMULT B22A 'worker1' OK MB0 : (EdkDSP 8xSIMD) VMULT B22A 'worker1' OK MB0 : (EdkDSP 8xSIMD) VMULT A22B 'worker1' OK MB0 : (EdkDSP 8xSIMD) VMULT B22A 'worker1' OK MB0 : (EdkDSP 8xSIMD) VMULT A22B 'worker1' OK MB0 : (EdkDSP 8xSIMD) VMULT Worker1' OK MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK MB0 : (EdkDSP 8xSIMD) VDIV 'worker1' OK MB0 : (EdkDSP 8xSIMD) OP 0 Directory jst 0000003 Directory jst 0000005 Intex.html 0000006 FP1101.TXT 0000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. WIF Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.11 </pre>	MB0 : (EdkDSP 8xSIMD) VADD 'worker1' OK
<pre>MB0 : (E4kDSP SxSIMD) VAD_A22 'vorker1' OK MB0 : (E4kDSP SxSIMD) VSUB 'worker1' OK MB0 : (E4kDSP SxSIMD) VSUB_A22 'vorker1' OK MB0 : (E4kDSP SxSIMD) VMULT_ivorker1' OK MB0 : (E4kDSP SxSIMD) VMULT_A22 'vorker1' OK MB0 : (E4kDSP SXSIMD) VMCO_'vorker1' OK MB0 : (E4kDSP SXSIMD) VMSUBAC 'vorker1' OK MB0 : (E4kDSP SXSIMD) VMUSCA' vorker1' OK MB0 : (E4kDSP SXSIMD) VDIV 'vorker1' OK MB0 : (E4kDSP SXSIMD) VDIV 'vorker1' OK D1ocks_used 237 E1ocks_free 1811 Directory css 00000003 Directory js 00000003 Directory js 00000003 Directory js 00000003 Directory js 00000003 Directory js 00000003 Directory js 00000003 Directory vii 0000007 FF1101.TXT 000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.0 Gateway : 192.168.8.1 </pre>	MB0 : (EdkDSP 8xSIMD) VADD_BZ2A 'worker1' OK
<pre>MB0 : (E4kDSP 8xSIMD) VSUB 'worker1' OK MB0 : (E4kDSP 8xSIMD) VSUB B22A 'worker1' OK MB0 : (E4kDSP 8xSIMD) VMULT 'worker1' OK MB0 : (E4kDSP 8xSIMD) VMULT B22A 'worker1' OK MB0 : (E4kDSP 8xSIMD) VMULT B22A 'worker1' OK MB0 : (E4kDSP 8xSIMD) VMULT B22A 'worker1' OK MB0 : (E4kDSP 8xSIMD) VMOLT B22A 'worker1' OK MB0 : (E4kDSP 8xSIMD) VMOD 'worker1' OK MB0 : (E4kDSP 8xSIMD) VMOD 'worker1' OK MB0 : (E4kDSP 8xSIMD) VPROD S8 'worker1' OK MB0 : (E4kDSP 8xSIMD) VPROD S8 'worker1' OK MB0 : (E4kDSP 8xSIMD) VDIV 'worker1' OK B1ocks_used 237 B1ocks_free 1811 Directory css 00000003 Directory jmages 00000005 index.html 00000006 Directory yui 00000007 FP1101.TX 00000061 http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 Server Fort Connect With </pre>	MB0 : (EdkDSP 8xSIMD) VADD_AZ2B 'worker1' OK
<pre>MB0 : (EdkDSP @xSIMD) VSUB_BZ2A 'workerl' OK MB0 : (EdkDSP @xSIMD) VSUB_AZ2B 'workerl' OK MB0 : (EdkDSP @xSIMD) VMULT 'workerl' OK MB0 : (EdkDSP @xSIMD) VMULT_AZ2B 'workerl' . OK MB0 : (EdkDSP @xSIMD) VMULT_AZ2B 'workerl' OK MB0 : (EdkDSP @xSIMD) VMOD 'workerl' OK MB0 : (EdkDSP @xSIMD) VMOD S' workerl' OK MB0 : (EdkDSP @xSIMD) VMOD S' workerl' OK MB0 : (EdkDSP @xSIMD) VDIV 'workerl' OK MB0 : (EdkDSP @xSIMD 'workerl' OK MB0 :</pre>	MB0 : (EdkDSP 8xSIMD) VSUB 'worker1' OK
<pre>MB0 : (EdkDSP 8xSIMD) VSUB_A22B 'worker1' OK ME0 : (EdkDSP 8xSIMD) VMULT 'worker1' OK ME0 : (EdkDSP 8xSIMD) VMULT_A22B 'worker1' . OK ME0 : (EdkDSP 8xSIMD) VMULT_A22B 'worker1' OK ME0 : (EdkDSP 8xSIMD) VMOLT_A22B 'worker1' OK ME0 : (EdkDSP 8xSIMD) VMAC 'worker1' OK ME0 : (EdkDSP 8xSIMD) VMAC 'worker1' OK ME0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK ME0 : (EdkDSP 8xSIMD) VPROD_S8 'worker1' OK ME0 : (EdkDSP 8xSIMD) VDIV 'worker1' OK ME0 : (EdkDSP 8xSIMD 'MOUT 'worker1' OK ME0 : (EdkDSP 8xSIMD 'Worker1' OK ME0 : (EdkDSP 8xSIMD 'MOUT 'worker1' OK ME1 : (EdkDSP 8xSIMD 'MOUT 'worker1' OK ME1 : (EdkDSP 8xSIMD 'MOUT 'worker1' OK ME1 : (EdkDSP 8xSIMD 'MOUT 'WON' WE browser to http://192.168.8 .10 Start PHY autonegotiation Waiting for PHY to complete autonegotiation. autonegotiation Complete</pre>	MB0 : (EdkDSP 8xSIMD) VSUB_BZ2A 'worker1' OK
<pre>MB0 : (EdkDSP 8xSIMD) VMULT 'worker1' 0K ME0 : (EdkDSP 8xSIMD) VMULT_B22B 'worker1' . 0K ME0 : (EdkDSP 8xSIMD) VMCD 'worker1' 0K ME0 : (EdkDSP 8xSIMD) VMCC 'worker1' 0K ME0 : (EdkDSP 8xSIMD) VMCD 'worker1' 0K ME0 : (EdkDSP 8xSIMD) VDTV 'worker1' 0K ME0 : (EdkDSP 8xSIMD) VDTV 'worker1' 0K ME0 : (EdkDSP 8xSIMD) VDTV 'worker1' 0K Blocks_used 237 Blocks_free 1811 Directory css 00000005 index.html 0000006 Directory js 00000005 Directory js 00000007 FP1101.TXT 000061e http P05T : ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 Server Fort Connect With </pre>	MB0 : (EdkDSP 8xSIMD) VSUB_AZ2B 'worker1' OK
<pre>MB0 : (EdkDSP 8xSIMD) VMULT_BZ2A 'worker1' . 0K MB0 : (EdkDSP 8xSIMD) VMULT_AZ2B 'worker1' 0K MB0 : (EdkDSP 8xSIMD) VMAC 'worker1' 0K MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' 0K MB0 : (EdkDSP 8xSIMD) VPROD_S8 'worker1' 0K MB0 : (EdkDSP 8xSIMD) VPROD_S8 'worker1' 0K Blocks_used 237 Blocks_free 1811 Directory css 0000003 Directory images 0000005 index.html 0000b96 Directory js 0000003 Directory yui 0000007 FP1101.TXT 000061e http POST: ledstatus: FFFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores.</pre>	MB0 : (EdkDSP 8xSIMD) VMULT 'worker1' OK
<pre>MBO : (EdkDSP 8xSIMD) VMULT A22B 'workerl' . OK MBO : (EdkDSP 8xSIMD) VMROD 'workerl' OK MBO : (EdkDSP 8xSIMD) VMROD 'workerl' OK MBO : (EdkDSP 8xSIMD) VMROD_S8 'workerl' OK MBO : (EdkDSP 8xSIMD) VDIV 'workerl' OK MBO : (EdkDSP 8xSIMD) VDIV 'workerl' OK Blocks_tree 1811 Directory css 0000003 Directory images 0000005 index.html 0000006 Directory js 0000007 FP1101.TXT 000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores.</pre>	MB0 : (EdkDSP 8xSIMD) VMULT_BZ2A 'worker1' . OK
<pre>MB0 : (EdkDSP 8xSIMD) VPROD 'workerl' OK MB0 : (EdkDSP 8xSIMD) VMSUBAC 'workerl' OK MB0 : (EdkDSP 8xSIMD) VDIV 'workerl' OK MB0 : (EdkDSP 8xSIMD) VDIV 'workerl' OK Blocks_stee 1811 Directory cas 00000003 Directory images 00000005 index.html 00000096 Directory js 00000007 FP1101.TXT 000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 </pre>	MB0 : (EdkDSP 8xSIMD) VMULT_AZ2B 'worker1' . OK
<pre>MB0 : (EdkDSP 8xSIMD) VMAC 'workerl' OK MB0 : (EdkDSP 8xSIMD) VMSUBAC 'workerl' OK MB0 : (EdkDSP 8xSIMD) VDROD_S8 'workerl' OK MB0 : (EdkDSP 8xSIMD) VDIV 'workerl' OK Blocks_used 237 Blocks_free 1811 Directory images 00000003 Directory images 00000005 index.html 0000006 Directory yu 00000007 FP1101.TXT 000001e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 Server Fort Connect With </pre>	MB0 : (EdkDSP 8xSIMD) VPROD 'worker1' OK
<pre>MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK MB0 : (EdkDSP 8xSIMD) VPROD_S8 'worker1' OK MB0 : (EdkDSP 8xSIMD) VDIV 'worker1' OK Blocks_used 237 Blocks_free 1811 Directory css 00000003 Directory images 0000005 index.html 00000096 Directory js 0000007 FP1101.TXT 000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.05 Gateway : 192.168.8.1 </pre>	MB0 : (EdkDSP 8xSIMD) VMAC 'worker1' OK
<pre>MB0 : (EdkDSP 8xSIMD) VPROD_S8 'worker1' OK MB0 : (EdkDSP 8xSIMD) VDIV 'worker1' OK Blocks_used 237 Blocks_free 1811 Directory css 00000003 Directory images 00000005 index.html 00000007 FP1101.TXT 0000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask: 255.255.255.0 Gateway : 192.168.8.1 </pre>	MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK
<pre>MB0 : (EdRDSF 9xSIMD) VDIV 'worker1' OK Blocks_used 237 Blocks_free 1811 Directory css 00000005 index.html 0000006 Directory js 00000007 FP1101.TXT 0000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 </pre>	MB0 : (EdkDSP 8xSIMD) VPROD_S8 'worker1' OK
Blocks_used 237 Blocks_free 1811 Directory css 00000003 Directory js 00000007 FP1001.TXT 000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask: 255.255.05 Gateway: 192.168.8.1 Server Port Connect With 	MB0 : (EdkDSP 8xSIMD) VDIV 'worker1' OK
Blocks_free 1811 Directory css 00000003 Directory images 0000005 index.html 00000b96 Directory yis 00000007 FP1101.TXT 0000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 Server Port Connect With 	Blocks_used 237
Directory css 0000003 Directory images 0000005 Directory js 0000003 Directory yui 0000007 FP1101.TXT 000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 	Blocks_free 1811
Directory images 00000005 index.html 0000003 Directory js 00000003 Directory yui 0000007 FP1101.TXT 0000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 Server Port Connect With 	Directory css 00000003
<pre>Index.ntml 0000096 Directory js 0000003 Directory yui 0000007 FP101.TXT 000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 </pre>	Directory images 00000005
Directory yi 00000000 Pirectory yui 00000007 FP1101.TXT 000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 Server Port Connect With 	Index.ntml 00000096
<pre>FP1101.TXT 00000010 FP1101.TXT 0000061e http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.10 Server Port Connect With </pre>	Directory JS 00000003
<pre>http POST: ledstatus: FFFFFFF Initializing MFS at 0x80344F34 Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 </pre>	ED1101 TYT 00000610
<pre>Initializing MFS at 0x80344F34 Done. Located index.html Initializing video coreslwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1</pre>	http DOST, ledetatus, FEFFFFF
Done. Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask: 255.255.255.0 Gateway: 192.168.8.1 	Initializing MES at 0x80344E34
<pre>Jone: Located index.html Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 </pre>	Done
Initializing video cores. lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask: 255.255.255.0 Gateway: 192.168.8.1 Server Port Connect With 	Located index.html
lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 	Initializing video cores.
lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 	
lwIP Socket Mode Demo Application Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 	
Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 Server Port Connect With 	lwIP Socket Mode Demo Application
Netmask : 255.255.255.0 Gateway : 192.168.8.1 Server Port Connect With 	Board IP: 192.168.8.10
<pre>Gateway : 192.168.8.1 Server Port Connect With</pre>	Netmask : 255.255.255.0
Server Port Connect With tftp server 69 \$ tftp -i 192.168.8.10 PUT <source-file> http server 80 Point your web browser to http://192.168.8 .10 Start PHY autonegotiation Waiting for PHY to complete autonegotiation. autonegotiation complete puto-perotiated link speed: 1000</source-file>	Gateway : 192.168.8.1
Server Port Connect With tftp server 69 \$ tftp -i 192.168.8.10 PUT <source-file> http server 80 Point your web browser to http://192.168.8 .10 Start PHY autonegotiation Waiting for PHY to complete autonegotiation. autonegotiation complete puto-perotiated link speed: 1000</source-file>	
tftp server 69 \$ tftp -i 192.168.8.10 PUT <source-file> http server 80 Point your web browser to http://192.168.8 .10 Start PHY autonegotiation Waiting for PHY to complete autonegotiation. autonegotiation complete</source-file>	Server Port Connect With
http server 80 % trtp -1 192.168.8.10 POI (Source-111e) http server 80 Point your web browser to http://192.168.8 .10 Start PHY autonegotiation Waiting for PHY to complete autonegotiation. autonegotiation complete auto-pegotiated link speed: 1000	
.10 Start PHY autonegotiation Waiting for PHY to complete autonegotiation. autonegotiation complete	titp server 69 \$ titp -1 192.168.8.10 POI <source-file></source-file>
Start PHY autonegotiation Waiting for PHY to complete autonegotiation. autonegotiation complete	nttp server 80 Point your web browser to http://192.168.8
Start PHY autonegotiation Waiting for PHY to complete autonegotiation. autonegotiation complete	.10
Waiting for PHY to complete autonegotiation. autonegotiation complete	Start PHY autonegotiation
autonegotiation complete	Waiting for PHY to complete autoperchistion
auto-negotiated link gneed: 1000	autonegotiation complete
	auto-negotiated link speed: 1000

Figure 28: Start the socket_axi_bce_fp12_1x8_fir_lms.elf application.

The SOCKET version of the TFTP and HTTP servers have been started on the Artix7 MicroBlaze processor. Open www browser (Internet Explorer) client and connect to the board address: <u>http://192.168.8.10/</u>

Click on the **Toggle LEDs** button to toggle the led output on the board and starts the FIR and LMS filter computation on single (8xSIMS) EdkDSP accelerator. See Figure 29.

signal	processing	http://zs.utia.cas.cz
	32	/60
ŪTIA	Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.	© 2014 ÚTIA AV ČR, v.v.i. All disclosure and/or reproduction rights reserved

🚰 COM3 - PuTTY _ 🗆 × Board IP: 192.168.8.10 Netmask : 255.255.255.0 Gateway : 192.168.8.1 Server Port Connect With ... 69 \$ tftp -i 192.168.8.10 PUT <source-file> tftp server 80 Point your web browser to http://192.168.8 http server 10 Start PHY autonegotiation Waiting for PHY to complete autonegotiation. autonegotiation complete auto-negotiated link speed: 1000 http POST: switch state: 0 http POST: ledstatus: 0 File FP1124P0.DEC not found. Default firmware will be used. File FP1124P1.DEC not found. Default firmware will be used. File FP1124.TXT created for wr MB0 : (EdkDSP 8xSIMD) Capabilities1 = 13FFFF MB0 : (EdkDSP 8xSIMD) Capabilities2 = 13FFFF MB0 : (EdkDSP 8xSIMD) Capabilities3 = 13FFFF MB0 : (EdkDSP 8xSIMD) Capabilities4 = 13FFFF MB0 : (EdkDSP 8xSIMD) Capabilities5 = 13FFFF MB0 : (EdkDSP 8xSIMD) Capabilities6 = 13FFFF MB0 : Generating far-end signal ... MB0 : (EdkDSP 8xSIMD) FIR filter ... 1126 MFLOPs MB0 : Adding near-end signal ... MB0 : (EdkDSP 8xSIMD) LMS filter ... 761 MFLOPs MB0 : LMS filter ... Step 99 of 100: LMS acceleration 102x. OK Blocks used 237 Blocks free 1811 Directory css 00000003 Directory images 00000005 index.html 00000b96 Directory js 00000003 Directory yui 00000007 FP1124.TXT 000007d0 ttp POST: ledstatus: FFFFFFFF

Figure 29: The FIR and LMS computation is started from the web browser GUI. The performance of single EdkDSP accelerator is measured and compared to the performance of MicroBlaze processor with HW floating point unit.

The performance for FIR and LMS is displayed and the speedup in comparison to the MicroBlaze is reported during the MicroBlaze verification run. The result from the EdkDSP is identical to the MicroBlaze result. Close browser. Stop the Artix7 application.



3.6 Use of the C compiler for the EdkDSP firmware with download from Ethernet

This section is describing the use of the UTIA EdkDSP C compiler to recompile the firmware for the PicoBlaze6 controller present in each of the six (8xSIMD) EdkDSP accelerators in the AC701 board.

In SDK Project Explorer, open the project edkdsp_cc and the subdirectory edkdsp_cc/a. See Figure 30. It contains C source code of the EdkDSP accelerator firmware and Ubuntu scripts for the compilation. The compiled versions of firmware are already present in the demonstrated applications in form of headers for the MicroBlaze applications. This helps to evaluate the EdkDSP accelerators without installation of the C compiler for the EdkDSP.



Figure 30: Evaluate the included C code for reprograming of the EdkDSP accelerators.



The UTIA EdkDSP C compiler is provided as implemented as several Ubuntu binary applications. The "VMware player" software and the compatible Ubuntu image version is needed to run the UTIA EdkDSP C compiler on Windows 7 (64bit or 32bit) PC.

The Ubuntu image used in UTIA needs two DVD disks (8GB) for installation. That is why it is not included as part of the evaluation package. If you would need this image, write an email request to <u>kadlec@utia.cas.cz</u> to get these two DVD with correct Ubuntu image from UTIA (free of charge).

Install the VMware Player software (64bit or 32bit) on your PC. In VMware Player open the Ubuntu_EdkDSP package. See Figure 31.

VMware Player File - VM - Help -	_ ×
Home Ubuntu_EdkDSP	<image/> <image/> Virtual machine settings
	🗐 vm ware [.]

Figure 31: Start the VMware Player to run the C compiler for the EdkDSP accelerators as an Ubuntu binary user application.





Figure 32: Mount the Windows 7 directoy c:\VM_07as /mnt/cdrive in Ubuntu

Open the VMware Player and select the "Ubuntu_EdkDSP" image. The Ubuntu will start. Login as: User: devel Pswd: devuser

The PC directory c:\VM_07 needs to be shared by Windows 7 with Ubuntu. In Windows 7, set the directory c:\VM_07 and its subdirectories as shared with the __vmware_user__ for Read and Write. In Ubuntu, open terminal and mount the PC directory c:\VM_07 to Ubuntu. The Windows 7 c:/VM_07 directory is mounted to the Ubuntu OS as: /mnt/cdrive This process has been automated by the script samba_07.sn in my case. See Figure 32.

In Ubuntu terminal, change the directory to: \$ cd /mnt/cdrive/d_34_7a/d_7a200t_fp12_6x8/SDK_Workspace/edkdsp_cc

The EdkDSP C compiler utilities have to be on the Ubuntu PATH. This is done by sourcing the settings.sh script in this directory. Type in Ubuntu terminal (See Figure 33):

36/60

\$ source settings.sh

In Ubuntu terminal, change the directory to the example directory (See Figure 33):

\$ cd a

devel@ubuntu:/mnt/cdrive/d_34_7z/d_7z020_fp12_4x8/SDK_Workspace/edkdsp_cc/a\$



http://zs.utia.cas.cz



Ibuntu_EdkDSP - VMware Player Eile ▼ VM ▼ Help ▼	⊐ ×
🗳 Aplikace Místa Systém So, 1. lis, 10:35 📰 🛄 USA 🕢 🥹 🔄 🔚 💟 🕸 👘	2
devel@ubuntu: /mnt/cdrive/d_34_7a/d_7a200t_fp12_6x8/SDK_Workspace/edkdsp_cc/a	×
<u>S</u> oubor <u>U</u> pravit <u>Z</u> obrazit <u>T</u> erminál <u>K</u> arty <u>N</u> ápověda	
devel@ubuntu:/\$	
devel@ubuntu:/\$ cd /mnt/cdrive/d_34_7a/d_7a200t_fp12_6x8/SDK_Workspace/edkdsp_cc	
devel@ubuntu:/mnt/cdrive/d_34_7a/d_7a200t_tp12_6x8/SDK_Workspace/edkdsp_cc\$ ls	
devel@ubuntu:/mnt/cdrive/d 34 7a/d 7a200t fp12 6x8/SDK Workspace/edkdsp cc\$ source settings.sh	
EdkDSP environment set to '/mnt/cdrive/d_34_7a/d_7a200t_fp12_6x8/SDK_Workspace/edkdsp_cc'	
devel@ubuntu:/mnt/cdrive/d_34_7a/d_7a200t_fp12_6x8/SDK_Workspace/edkdsp_cc\$ cd a	
a fpll0lp0.c a fpll0lpl.c a fpll24p0.c a fpll24pl.c ca fpll.sh cc fpll.sh stdio fpll.h	
a_fp1101p0.h a_fp1101p1.h a_fp1124p0.h a_fp1124p1.h ca.sh cc.sh	
devel@ubuntu:/mnt/cdrive/d_34_7a/d_7a200t_fp12_6x8/SDK_Workspace/edkdsp_cc/a\$	
🔳 🔲 devel@ubuntu: /mnt/cd	
To direct input to this virtual machine, press Ctrl+G.	

Figure 33: Source the path to the EdkDSP C compiler tools.

In SDK, open the C source code of the current firmware for the EdkDSP accelerator in the file edkdsp_cc/a/a_fp1101p0.c

See the original listing in Figure 34.

To demonstrate the compilation and new firmware download via Ethernet, We will change the message going from EdkDSP PicoBlaze processor to the MicroBlaze and to the FP1101.TXT log file from I=00; to Input=00.

37/60

Uncomment the four commented lines from // pb2mb_Write ('n'); to // pb2mb_Write ('t'); See Figure 34. Save the modifications.



http://zs.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.



Figure 34: See the details of communication from the accelerator to MicroBlaze in the original code.

We will demonstrate the complete process related to the compilation, download of results from Artix7 to the PC and upload of the bitstreem to the Artix7 now.

Start the application socket_axi_bce_fp12_1x8_eval_op.elf and open the www browser and start the demo run by clicking on the Toggle LEDs button. See Figure 35 and Figure 36



Ústav teorie informace a automatizace AV ČR, v.v.i.

http://zs.utia.cas.cz

38/60

E Xilinx WebServer Demo - Internet Explorer	
C 🕞 🕞 🗠 http://192.168.8.10/	☆ 🔅
J Soubor Úpravy Zobrazit Oblíbené položky Nástroje Nápověda	
XILINX °	^
Xilinx Web Server Demo	
Hello! This is a demonstration of a simple embedded webserver created using lwIP. Using the lwIP networking stack, a webserver can be easily embedded into your software application. A webserver provides an easy method to control or monitor the embedded platform via an Internet browser.	
Documentation	
Documentation on how to setup a webserver using lwIP is available in Xilinx XAPP1026.	
Controlling the Embedded System	
This example is intended to illustrate how the functionality of the embedded system can be controlled from the browser. Here, the <u>LED's on the board</u> can be switched on or off by clicking on the 'Toggle LEDs' button.	
LEDs are now OFF.	
Toggle LEDs	
Monitoring the Embedded System	L
A webserver could be used to monitor the status of the system. For example, the status of the DIP switches on the board is shown below. Once you change the state of the <u>DIP switches on the board</u> , press 'Update Status' to see the new settings in the browser.	
00000000 Update Status	~

Figure 35: Start test from the web brawser GUI by Toggle LEDs button.



http://zs.utia.cas.cz

Recom3 - Putty	
http POST: ledstatus: 0	_
Tests of vector operations.	
File FP1101P0.DEC not found.	
Default firmware will be used.	
File FP1101P1.DEC not found.	
Default firmware will be used.	
File FP1101.TXT created for wr	
MB0 : (EdkDSP 8xSIMD) Capabilities1 = 13FFFF	
MB0 : (EdkDSP 8xSIMD) Capabilities2 = 13FFFF	
MB0 : (EdkDSP 8xSIMD) Capabilities3 = 13FFFF	
MB0 : (EdkDSP 8xSIMD) Capabilities4 = 13FFFF	
MB0 : (EdkDSP 8xSIMD) Capabilities5 = 13FFFF	
MB0 : (EdkDSP 8xSIMD) Capabilities6 = 13FFFF	
ah=0 bh=0 zh=0	
MB0 : (EdkDSP 8xSIMD) VZ2A 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VB2A 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VZ2B 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VA2B 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VADD 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VADD_BZ2A 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VADD_AZ2B 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VSUB 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VSUB_BZ2A 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VSUB_AZ2B 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VMULT 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VMULT_BZ2A 'worker1' . OK	
MB0 : (EdkDSP 8xSIMD) VMULT_AZ2B 'worker1' . OK	
MB0 : (EdkDSP 8xSIMD) VPROD 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VMAC 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VPROD_S8 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VDIV 'worker1' OK	
Blocks_used 237	
Blocks_free 1811	
Directory css 00000003	
Directory images 00000005	
index.html 00000b96	
Directory js 00000003	
Directory yui 00000007	
FP1101.TXT 0000061e	
http POST: ledstatus: FFFFFFF	
	-

Figure 36: Test has been performed and the tested EdkDSP accelerator created data file FP1101.TXT in the RAM file system located in the DDR3 of the AC701 board.

Open the TFTP application on your PC as a TFTP client connected to the Artix7 host 192.168.8.10 with Port 69. See Figure 37. Select Local (PC) file to: c:\VM_07\ d_34_7z\d_7z020_fp12_4x8\SDK_Workspace\edkdsp_cc\a\FP1101.TXT and Remote File (Artix7 file system) to: FP1101.TXT See Figure 37 and Figure 38 for the selection of the PC file location. Click on Get to download the file.



🎨 Tftpd64 by Ph.	Jounin	<u>_ </u>
Current Directory	C:\pf\Tftpd64	Browse
Server interfaces	127.0.0.1 Software Lir	Show Dir
Tftp Server Tftp	Client DHCP server Syslog server Log vie	ewer
Host 192.168.8	.10 Port 69	
Local File C:V	/M_07\d_34_7a\d_7a20	
Remote File FP1	101.TXT	
Size		
	Get Put Break	
_		
About	Settings	Help

Figure 37: Start TFTP client and get the file FP1101.TXR from the Artix7 FPGA to PC via Ethernet. The EdkDSP firmware after the compilation is presented in Figure 36.

🌺 Select file			×
	edkdsp_cc 👻 a 🗸 👻	Prohledat: a	<u> 2</u>
Uspořádat 🔻 Nová složka			:= - 🗔 📀
Oblibené položky Maposledy navštívené Plocha Stažené soubory Knihovny Dokumenty Hudba Obrázky Videa Videa Nový svazek (D:) HP_RECOVERY (E:) HP TOOLS (F:)	Název položky ^ a_fp1101p0.c a_fp1101p0.h a_fp1101p1.c a_fp1101p1.h a_fp1124p0.c a_fp1124p0.h a_fp1124p1.c a_fp1124p1.h ca.sh ca_fp11.sh cc.sh cc_fp11.sh		Vyberte soubor, jehož náhled chcete zobrazit.
Název souboru: FP1101.TXT		Otevřít	▼ Storno

Figure 38: Select the directory where you want to get the FP1101.TXT file.





Figure 39: In SDK, Refresh the edkdsp_cc/a directory (by F5) to see the received FP1101.TXT file downloaded from the server running on the Artix7 FPGA. Notice that the input data are printed as I=00.

Refresh the project explorer view by F5. The uploaded log file FP1101.TXT can be open. See Figure 39. The PicoBlaze6 original firmware is writing I=00 to the log file as expected.

Keep the application running on the Artix7 together with the browser GUI.

Compile the modified firmware source code by script cc_fp11.sh with parameter a. Type in the Ubuntu terminal: \$ cc_fp11.sh a

This will compile and assemble all four C firmware programs to header files with the firmware binary code (See Figure 40):

42/60

a_fp1101p0.c is compiled to FP1101P0.DEC a_fp1101p1.c is compiled to FP1101P1.DEC a_fp1124p0.c is compiled to FP1124P0.DEC a_fp1124p1_c is compiled to FP1124P0.DEC

signal processing

http://zs.utia.cas.cz



This compiled firmware can be uploaded from PC to the running demo application in the Artix7 chip.



Figure 40: Compile the C code with uncommented lines to display Input=00 instead of I=00 Upload the compiled firmware from PC to the Artix7 File system. See Figure 41 - Figure 44.

💾 Total Commander 7	.03 - Ustav t	eorie info	ormace a aut	omatizace A	V CR					
Files Mark Commands	Net Show	Configura	tion Start							Help
2 👯 🕴 💽	19 1 19 19 19 19 19 19 19 19 19 19 19 19 19	* <	🗧 🌩 🗎 🖆) 🙃 🛛 🕮	5 86 I	🗰 📉 🔛 🍰]		
[-c-] T [_none_] 268	465 692 k o	f 466 710) 524 k free	N	[-c-] •	[_none_] 268 465	692 k	of 466 71	0 524 k free	N
c:\VM_07\d_34_7a\d_	_7a200t_fp12	2_6x8\SE)K_Workspa	ce\ec * 🔻	c:\VM_0	17\d_34_7a\d_7a2	00t_fp	12_6x8\SI	DK_Workspa	ce\ed * ▼
↑Name	Ext	Size	Date	Attr	↑Name		Ext	Size	Date	Attr
Ca_fp11	sh	127	21.09.2014	13:45 -a- 🔺	 []			<dir></dir>	01.11.2014	10:21 — 🔺
CC	sh	168	02.07.2013	14:13 <i>-</i> a-	a_fp1	101p0	С	2 779	01.11.2014	10:20 -a-
Cc_fp11	sh	127	28.04.2013	19:53 -a	a_fp1	101p0	h	1 120	04.03.2012	19:40 -a-
FP1101	TXT	1 566	01.11.2014	10:14 -a	a_fp1	101p1	С	2 691	01.06.2013	18:34 -a-
FP1101P0	DEC	4 606	01.11.2014	11:24 -a 🔄	a_fp1	101p1	h	1 120	04.03.2012	19:41 -a— 🔜
FP1101P1	DEC	4 438	01.11.2014	11:24 -a-	a_fp1	124p0	С	1 200	01.06.2013	18:34 -a-
FP1124P0	DEC	2 794	01.11.2014	11:24 -a-	a_fp1	124p0	h	5 547	01.06.2013	15:06 -a-
FP1124P1	DEC	2 154	01.11.2014	11:24 -a-	a_fp1	124p1	С	1 202	01.06.2013	18:34 -a-
📑 stdio_fp11	h	11 472	28.05.2013	12:46 -a- 🔻	a_fp1	124p1	h	3 761	01.06.2013	13:13 -a- 💌
8 k / 45 k in 2 / 18 file	s				0 k / 45	k in 0 / 18 files				
0t_fp12_6x8\SDK_Wor	rkspace\edk	dsp_cc\a	a>							•
F3 View	F4 Edit		F5 Copy	F6 M	ove	F7 NewFolder		F8 Delete	Alt	+F4 Exit



http://zs.utia.cas.cz



Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

Figure 41: Select compiled binaries and download them to the Artix7 FPGA by the TFTP client.

🎨 Tftpd64 by Ph. Jounin	<u>_ </u>
Current Directory C:\pf\Tftpd64	Browse
Server interfaces 127.0.0.1 Software L	Show Dir
Tftp Server Tftp Client DHCP server Syslog server Log vi	ewer
Host 192.168.8.10 Port 69	
Local File C:\VM_07\d_34_7a\d_7a20	
Remote File	
Block Default 💌	
Get Put Break	
About Settings	Help

Figure 42: Drag and drop the 2 binary program files to upload them to the Artix7 file system.



Figure 43: Confirm Ano (yes in Czech...)



Figure 44: The TFTP server is indicating number of blocks uploaded to Artix7 file system.



🔏 COM3 - PuTTY _ 🗆 X File FP1101P0.DEC not found. Default firmware will be used. File FP1101P1.DEC not found. Default firmware will be used. File FP1101.TXT created for wr MB0 : (EdkDSP 8xSIMD) Capabilities1 = 13FFFF MB0 : (EdkDSP 8xSIMD) Capabilities2 = 13FFFF MB0 : (EdkDSP 8xSIMD) Capabilities3 = 13FFFF MB0 : (EdkDSP 8xSIMD) Capabilities4 = 13FFFF MB0 : (EdkDSP 8xSIMD) Capabilities5 = 13FFFF MB0 : (EdkDSP 8xSIMD) Capabilities6 = 13FFFF ah=0 bh=0 zh=0 MB0 : (EdkDSP 8xSIMD) VZ2A 'worker1' OK MB0 : (EdkDSP 8xSIMD) VB2A 'worker1' OK MB0 : (EdkDSP 8xSIMD) VZ2B 'worker1' OK MB0 : (EdkDSP 8xSIMD) VA2B 'worker1' OK MB0 : (EdkDSP 8xSIMD) VADD 'worker1' OK (EdkDSP 8xSIMD) VADD BZ2A 'worker1' .. OK MB0 : MB0 : (EdkDSP 8xSIMD) VADD AZ2B 'worker1' .. OK MB0 : (EdkDSP 8xSIMD) VSUB 'worker1' OK MB0 : (EdkDSP 8xSIMD) VSUB BZ2A 'worker1' .. OK MB0 : (EdkDSP 8xSIMD) VSUB AZ2B 'worker1' .. OK MB0 : (EdkDSP 8xSIMD) VMULT 'worker1' OK MB0 : (EdkDSP 8xSIMD) VMULT BZ2A 'worker1' . OK (EdkDSP 8xSIMD) VMULT_AZ2B 'worker1' . OK MB0 : MB0 : (EdkDSP 8xSIMD) VPROD 'worker1' OK MB0 : (EdkDSP 8xSIMD) VMAC 'worker1' OK MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK MB0 : (EdkDSP 8xSIMD) VPROD S8 'worker1' ... OK MB0 : (EdkDSP 8xSIMD) VDIV 'worker1' OK Blocks used 237 Blocks free 1811 Directory css 00000003 Directory images 00000005 index.html 00000b96 Directory js 00000003 Directory yui 00000007 FP1101.TXT 0000061e http POST: ledstatus: FFFFFFFF TFTP RRQ (read request): FP1101.TXT TFTP WRQ (write request): FP1101P0.DEC TFTP WRQ (write request): FP1101P1.DEC

Figure 45: The TFTP server is indicating on the terminal that the 2 files have been received.

The TFTP server running on the Artix7 MicroBlaze is informing about the uploaded firmware files. See the last two lines in Figure 45.

Start second test of the EdkDSP accelerator by clicking on the Toggle LEDs button in the www browser user interface. See Figure 46. Firmware files have been found, and firmware of the tested EdkDSP accelerator have been updated. Tests have been performed and the log file FP1100.TXT stored in the Artix7 RAM based file system. See Figure 46.

COM3 - PuTTY	
EP1101 TVT 0000061e	
http DOST, ledatatua, FEFFFFF	
TETE NEO (unite request), EP1101D0 DEC	
TETE NEO (write request): FF1101F0.DEC	
ITTP wky (write request): FPITOTPI.DEC	
Tests of woster energians	
Undeting firmuore FP1101D0 DEC	
Undating firmware FP1101P0.DEC	
File ED1101 TVT exected for up	
MRO . (EddDSD SwSIMD) Compositional = 12FFFF	
MBO : (EdkDSP 0XSIMD) Capabilities1 = 13FFFF	
MBO : (EdwDSP 0xSIMD) Capabilities2 = 13FFFF	
MBO : (EdkDSP 0XSIMD) Capabilities3 - 13FFFF	
MBO : (EdkDSP 0XSIMD) Capabilities4 - 13FFFF	
MBO : (EddDSP OXSIND) Capabilities5 = 13FFFF	
MBO : (EGRESP SXSIME) Capabilities6 = 15fff	
MPO , (Fell-DGD 9#STMD) V220 Lynewkawii OV	
MBU : (EdkDSP 8XSIMD) V22A 'WORKERI' OK	
MBU : (EdkDSP 8XSIMD) VB2A 'WORKERI' OK	
MBU : (EdkDSP 8XSIMD) V22B 'Workerl' OK	
MBU : (EdkDSP 8XSIMD) VA2B 'WOrkerl' OK	
MBU : (EdkDSP 8XSIMD) VADD WORKERI OK	
MBU : (EdkDSP 8XSIMD) VADD BZZA 'WORKERI' OK	
MBU : (EdkDSP 8XSIMD) VADD_A22B 'WORKERI' OK	
MBU : (EdkDSP 8XSIMD) VSUB WORKERI OK	
MBU : (EdkDSP 8XSIMD) VSUB_BZZA 'WORKERI' OK	
MBU : (EdkDSP 8XSIMD) VSUB A228 'Workerl' OK	
MBU : (EdkDSP 8XSIMD) VMULI 'WOrkerl' OK	
MBU : (EdkDSP 8xSIMD) VMULI_BZZA 'WORKERI' . OK	
MBU : (EdkDSP 8xSIMD) VMULI A22B 'Workerl' . OK	
MBO : (EdkDSP 8xSIMD) VPROD 'Worker1' OK	
MBU : (EdkDSP 8XSIMD) VMAC 'WORKERI' OK	
MBO : (EdkDSP SXSIMD) VMSUBAC 'WORKERI' OK	
MBO : (EdkDSP 8XSIMD) VPROD_58 'Worker1' OK	
MBU : (EGKDSP 8XSIMD) VDIV 'WORKERI' OK	
Blocks_used_256	
Diocks_Iree 1/92	
Directory cas 00000005	
index html 00000006	
Directory is 0000003	
Directory uni 00000007	
EP1101 TYT 00000666	
http POST. ledstatus. 0	

Figure 46: Run next test from the web browser GUI, download the resulting file FP1101.TXT to PC, refresh the edkdsp_cc/a directory and see the file in the SDK. Input=00 is now written to the file. This corresponds to the modified C source for the EdkDSP accelerator.

Download the FP1101.TXT file to PC with the TFTP client applicatiob, and see its cintent in the SDK. The messages from the tested EdkDSP accelerator have been modified to Input=00. See Figure 47.





Figure 47: The console output indicates that 2 firmware files have been found and used to reprogram the tested EdkDSP accelerator before test. The resulting FP1101.TXT is bigger due to the longer output text (I=00) replaced bt (Input=00).

We have demonstrated the process of compilation, download of files from the Artix7 chip to PC and upload of compiled firmware from PC to the Artix7 and its EdkDSP accelerators.

Close the browser application and stop the application on the Artix7 MicroBlaze processor.



3.7 Use of the C compiler for the EdkDSP firmware witout Ethernet

This section is describing the use of the UTIA EdkDSP C compiler to recompile the firmware for the PicoBlaze6 controller present in each of the six (8xSIMD) EdkDSP accelerators in the AC701 board for simple application without internet connectivity. The edkdsp project in the SDK project explorer will be used as an example.

The firmware C source code examples can be compiled by the script ca_fp11.sh with parameter a. Type in the Ubuntu terminal (See Figure 48): \$ ca_fp11.sh a

🕱 Ubuntu_EdkDSP - VMware Player Eile 👻 🕅 🝷 Help	- >
🗳 Aplikace Místa Systém	So, 1. lis, 11:42 🗾 USA 🕢 🥹 🔄 🔣 🕸 💻
devel@ubuntu: /mnt/cdrive/d_34_7a/d_	7a200t_fp12_6x8/SDK_Workspace/edkdsp_cc/a 📃 🗆 🗙
<u>S</u> oubor <u>U</u> pravit <u>Z</u> obrazit <u>T</u> erminál <u>K</u> arty <u>N</u> áp	ověda
EDKDSPPSM: FP1101P1.PSM	
EDKDSPCC : a_tp1124p0.c EDKDSPPSM: FP1124P0.PSM	
EDKDSPCC : a_fpll24pl.c	
EDKDSPPSM: FP1124P1.PSM	fn12 6x8/SDK Workspace/adkden cc/at ca fn11 sh a
EDKDSPCC : a_fpl101p0.c	ipiz_oxo/sbk_workspace/eukusp_cc/as ca_ipii.si a
EDKDSPASM: FA1101PO.PSM	
Generated M function file in the M file ./ Generated C beader file in the H file //fi	//fill_FA1101P0_program_store.m
EDKDSPCC : a_fpl10lpl.c	
EDKDSPASM: FA1101P1.PSM	
Generated M function file in the M file ./	ll FAllOIP1_program_store.m
EDKDSPCC : a_fpll24p0.c	··
EDKDSPASM: FA1124PO.PSM	(/fill CALL24DO program store m
Generated C header file in the H file ./fi	ll FA1124P0 program_store.m
EDKDSPCC : a_fpll24pl.c	
EDKDSPASM: FA1124P1.PSM	(/fill EA1124D1 program store m
Generated C header file in the H file ./fi	.//ICC_FAI124P1_program_store.h
devel@ubuntu:/mnt/cdrive/d_34_7a/d_7a200t_	fp12_6x8/SDK_Workspace/edkdsp_cc/a\$
🔳 🔲 devel@ubuntu: /mnt/cd	T
To direct input to this virtual machine, press Ctrl+G.	📮 🗇 🖬 🖬 🗤 👘 🖓 👘 🖓

Figure 48: Compile the C source code for the accelerator by the EDKDSPCC compiler with the edkdspasm assembler. It will create the assembler source code and firmware binary in format of C .h header files. These headers can be used for inclusion into the edkdsp demo project (without the TFTP file server).

This will compile and assemble all four C firmware programs to header files with the firmware binary code: a fp1101p0.c is compiled to fill_FA1101P0_program_store.h

- a_fp1101p1.c is compiled to fill_FA1101P1_program_store.h
- a_fp1124p0.c is compiled to fill_FA1124P0_program_store.h
- a_fp1124p1.c is compiled to fill_FA1124P0_program_store.h

Copy and paste the compiled headers into the src directory of the MicroBlaze project "edkdsp" of the SDK

48/60

http://zs.utia.cas.cz



C/C++ - edkdsp_cc/a/FA1101P0.P5M - Xilinx SDK File Edit Seurce Defector Navigate Search Pup Design	
File Edit Source Refactor Navigate Search Run Project	
	Ŭ • Ŭ • Ŭ • J ॐ • ♥ • ¼ • J ≷ J ⊠ J 器 🔉 J 🖉 ∥ 🖉 J 🖉 👋 •
Project Explorer X 📄 🔄 🗸 🗸	a_fp1101p0.c
E ·· C → bist_app	An outline is not
	;
⊡ m lindudes	j
🕀 🔁 Release	;
ti t	; adr size typ variable
ibmfsimage.a	; 0 A101 main()
im on libwal.a	; 57 1 2902 btn ; 58 1 2902 led
	; 59 1 2902 op
a fp1101p0.c	; 60 1 2902 n
🔚 a_fp1101p0.h	; 61 1 2902 zh
🕜 a_fp1101p1.c	; 62 1 2902 bh
	; 0 A101 pb2lcd_ascii_text()
a_fp1124p0.c	;
a_tp1124p0.h	CONSTANT htm. 39
a fp1124p1.c	CONSTANT _led , 3A
a fp112-p1.0	CONSTANT _ op , 3B
ca.sh	CONSTANT _ n , 3C
cc_fp11.sh	CONSTANT bh, 3E
cc.sh	CONSTANT _ah , 3F
FA1101P0.log	
FA1101P0.PSM	10AD SF. 39
FAILOIPI.log	CALLmain
FA1124P0.log	main_end:
	JUMP main_end
FA1124P1.log	;
FA1124P1.PSM	; Inline assembler
fil_FA1101P0_program_store.h	;inline asm function start
mi_fil_FA1101P0_program_store.m	·
fill EA1101P1_program_store.m	
	Problems 🖉 Tasks 📮 Console 🕱 🔪 🗔 Properties 🖉 Terminal 🛛 🐥 😚 🔄 📓 🐻 📑 🖆 😴 🗸 🗂 🗖
	[Build Console [edkdsp_cc]
fil_FA1124P1_program_store.h	
fil_FA1124P1_program_store.m	
FP1101.TXT	
FP1101P0.DEC	
A items colorted	

Figure 49: Select firmware header files and Ctrl-C Ctrl-V them to the edkdsp/src directory.

🐵 Reso	ource Exists
?	Resource exists. Do you wish to overwrite? Overwrite: C:\VM_07\d_34_7a\d_7a200t_fp12_6x8\SDK_Workspace\edkdsp\src\fill_FA1
	Last modified: 21. září 2014 14:47:00
	with: C:\VM_07\d_34_7a\d_7a200t_fp12_6x8\SDK_Workspace\edkdsp_cc\a\fill_FA 1101P0_program_store.h Last modified: 1. listopadu 2014 11:42:08
	Yes To All No Cancel



🐵 C/C++ - edkdsp/src/menu.c - Xilinx SDK		- 🗆 ×
File Edit Source Refactor Navigate Search Ru	n Project Xilinx Tools Window Help	
│ 📸 • 📰 🐘 👜 │ 🏵 • 🗞 • 📾 │ 🗾 🔲 🔳 │ 🔮 • 🖗 • 🏷 • → →] 📸 • 🗳 • 🗳 • 🔇 •] 🏇 • 🔾 • 💁 •] 🔌] 🗔] 🏭 📓] 🚭] 🥭 🔗 • 🗈 🖬 c/c++	
Project Explorer 🖾 🗖 🗖		- 8
	// Upgrade firmware	S _S
	fill FP1101P0 program store[i] = fill FA1101P0 program store[i];	~ ~
🗄 🖓 Binaries	fill_FP1101P1_program_store[i] = fill_FA1101P1_program_store[i];	
⊡ 🗊 Indudes	$\Big\}$	menu. 🔺
🕀 🗁 Release	fill FP1101P0 program store[i] = fill FA1101P0 program store[i]:	board
🖻 🔁 src	<pre>fill_FP1101P1_program_store[i] = fill_FA1101P1_program_store[i];</pre>	vil tvr
	}	stdio.ł
test_example.c	//Decaram and initialize the accolonates HV. Get HV Openations Code	xparai
H G GOTX_mem_test_example.c	wal set firmware(worker1, WAL PBID P0, fill FP1101P0 program store, -1):	xil_cac
The fill EA1101P1 program store h	wal_set_firmware(worker1, WAL_PBID_P1, fill_FP1101P1_program_store, -1);	wal.h
	<pre>wal_get_capabilities(worker1, WAL_PBID_P0, &capabilities1);</pre>	wal_b
	xil_printf("\r\n MB0 : (EdkDSP 8xSIMD) Capabilities1 = %x", capabilities1)	SIMD -
	//Program and initialize the accelerator HW. Get HW Operations Code.	sg_plb
🕀 h fil_FP1101P1_program_store.h	wal_set_firmware(worker2, WAL_PBID_P0, fill_FP1101P0_program_store, -1);	worke
😟 庙 gpio_header.h	<pre>wal_set_firmware(worker2, WAL_PBID_P1, fill_FP1101P1_program_store, -1);</pre>	worke
⊞… 💽 hello_uart.c	<pre>wal_get_capabilities(worker2, WAL_PBID_P0, &capabilities2); will reitf(")=) = MP0 = (CHUPCD_P0, Capabilities2) = %"</pre>	worke
⊡	xii_printi(\r\n mb0 : (cukusP 0XSIMU) Capabilities2 = %x , capabilities2)	hce fr
t±	//Program and initialize the accelerator HW. Get HW Operations Code.	worke
tirite menu.c	wal_set_firmware(worker3, WAL_PBID_P0, fill_FP1101P0_program_store, -1);	worke
The push button test c	wal_set_firmware(worker3, WAL_PBID_P1, fill_FP1101P1_program_store, -1);	worke
The rotary simple c	wal_get_capabilities(worker3, WAL_PBID_P0, &capabilities3); xil_printf("\r\n_MBA : (EdkDSP_SySIMD) (apabilities3 = %y" (capabilities3)	worke
		worke
ti mini wal.h	//Program and initialize the accelerator HW. Get HW Operations Code.	worke
🗄 🔂 xaxiethernet_example_intr_sgdma	wal_set_firmware(worker4, WAL_PBID_P0, fill_FP1101P0_program_store, -1);	worke
	wal_set_firmware(worker4, WAL_PBID_P1, fill_FP1101P1_program_store, -1);	worke
🗄 🖬 xaxiethernet_example.h	xil printf("\r\n MB0 : (EdkDSP &XSIMD) Capabilities4 = %x", capabilities4)	worke
		worke
. xiic_eeprom_example.c	//Program and initialize the accelerator HW. Get HW Operations Code.	worke
time intractional state intraction intraction international state	wal_set_tirmware(workers, WAL_PBID_P0, till_FPI101P0_program_store, -1);	
libmfsimage.a	🕌 Problems 🖉 Tasks 🖳 Console 🛛 🔪 🔲 Properties 🖉 Terminal 🛛 😽 🔂 🔩 🔛 🖬 🖆 🖳 🕇	• • •
libwal.a	CDT Build Console [edkdsp]	
🗄 🗁 edkdsp_cc	1 1	
🖻 連 hw_platform_0		
🗄 👺 raw_axi_bce_fp12_1x8_eval_op	10:47:56 Build Finished (took 24s.897ms)	
A socket avi her fall ive oval on		-
•	Writzhia Const Taract 2 . 1	
1.0	Wittable Still Still Still	

Figure 51: See the updated edkdsp/src directory and section of the Microblaze source code, where the recompiled modified firmware is updated and EdkDSP accelerators are programmed.

Notice also the listing of the firmware in the assembler in Figure 49. Figure 51 is presenting the firmware update section of the C code in the Microblaze edkdsp project.

In SDK, recompile the edkdsp project, to reflect the change of the firmware in header files.

To test new firmware, download the bitstream, and run the recompiled edkdsp.elf application. See Figure 52.



🐵 Run Configurations		×
Create, manage, and run configurations		
Image: Solution of the second seco	Name: edkdsp Release Main Auge Device Initialization C/C++ Application: Release \edkdsp.elf Project: edkdsp Build (if required) before launching Build configuration: C Enable auto build Use workspace settings Image: Connect process input & output to a test	TDIO Connection Profile Options Debugger Options Common Variables Search Project Browse Browse Release Release C Disable auto build Configure Workspace Settings minal.
Filter matched 11 of 11 items		Apply Revert
?		Run Close

Figure 52: Recompile edkdsp project, download the .bit file and run the edkdsp.elf on Artix.

Figure 53 is presenting the initial menu of the edkdsp application.

Type C to select test of the EdkDSP operations.

Figure 54 is presenting results of the test of the EdkDSP accelerator with modified firmware.

Type 0 to wxit from the edkdsp simple menu.

Close the debug session from SDK console (the X icon).



http://zs.utia.cas.cz

51/60



COM3	- PuTTY	
MB0 :	(EdkDSP 8xSIMD) VADD BZ2A 'worker1' OK	
MB0 :	(EdkDSP 8xSIMD) VADD AZ2B 'worker1' OK	
MB0 :	(EdkDSP 8xSIMD) VSUB 'worker1' OK	
MB0 :	(EdkDSP 8xSIMD) VSUB BZ2A 'worker1' OK	
MB0 :	(EdkDSP 8xSIMD) VSUB AZ2B 'worker1' OK	
MB0 :	(EdkDSP 8xSIMD) VMULT 'worker1' OK	
MB0 :	(EdkDSP 8xSIMD) VMULT_BZ2A 'worker1' . OK	
MB0 :	(EdkDSP 8xSIMD) VMULT_AZ2B 'worker1' . OK	
MB0 :	(EdkDSP 8xSIMD) VPROD 'worker1' OK	
MB0 :	(EdkDSP 8xSIMD) VMAC 'worker1' OK	
MB0 :	(EdkDSP 8xSIMD) VMSUBAC 'worker1' OK	
MB0 :	(EdkDSP 8xSIMD) VPROD_S8 'worker1' OK	
MB0 :	(EdkDSP 8xSIMD) VDIV 'worker1' OK	
Blocks	used 237	
Blocks	free 1811	
Directo	ry css 0000003	
Directo	ry images 00000005	
index.h	tml 00000b96	
Directo	ry js 0000003	
Directo	ry yui 0000007	
FP1101.	TXT 00000666	
http PO	ST: ledstatus: 0	
TFTP RR	Q (read request): FP1101.TXT	
******	**********************	
*****	**********************	
**	Xilinx Artix-7 FPGA AC701 Evaluation Kit **	
*****	*********************	
*****	*********************	
Choose	Feature to Test:	
1: UART	Test	
2: LED	Test	
3: IIC	Test	
4: TIME	R Test	
5: ROTA	RY Test	
6: SWIT	CH Test	
7: LCD	Test	
8: DDR3	External Memory Test	
9: BRAM	Internal Memory Test	
A: ETHE	RNET Loopback Test	
B: BUTT	ON Test	
C: EdkD	SP Eval Op	
0: Exit		
		-

Figure 53: Test the EdkDSP accelerator with the new firmware from the menu (type C)

52/60



http://zs.utia.cas.cz

© 2014 ÚTIA AV ČR, v.v.i. All disclosure and/or reproduction rights reserved

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

PuTTY	1×
MB0 : (EdkDSP 8xSIMD) VMULT AZ2B 'worker1' . OK	
MB0 : (EdkDSP 8xSIMD) VPROD 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VMAC 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VPROD_S8 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VDIV worker1' OK	
ah=3 bh=3 zh=3	
MB0 : (EdkDSP 8xSIMD) VZ2A 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VB2A 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VZ2B 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VA2B 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VADD 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VADD_BZ2A 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VADD_AZ2B 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VSUB 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VSUB_BZ2A 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VSUB_AZ2B 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VMULT 'worker1' OK	
MB0 : (EdkDSP 8xSIMD) VMULT_BZ2A 'worker1' . OK	
MB0 : (EdkDSP 8xSIMD) VMULT_AZ2B 'worker1' . OK	
MBO : (EdkDSP 8xSIMD) VPROD 'worker1' OK	
MBO : (EdkDSP 8xSIMD) VMAC 'worker1' OK	
MBO : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK	
MBO : (EdkDSP 8xSIMD) VPROD_S8 'worker1' OK	
MBO : (EdkDSP 8xSIMD) VDIV 'worker1' OK	
Press any key to return to main menu	
Lhoose reature to lest:	
1: UARI TEST	
2: LED lest	
A. TIMED Test	
T: TIMER Test	
5: RUIARI TESL	
7. ICD Test	
8. DDD3 External Memory Test	
9. BRIM Internal Memory Test	
A: ETHERNET Loopback Test	
B: BUTTON Test	
C: EdkDSP Eval Op	
0: Exit	
0	
Good-bye!	
	Ţ

Figure 54: See the result of test of all basic vector operations performed on the EdkDSP accelerator with the recompiled firmware. Results remain identical with the Microblaze reference.



4. References

- [1] AC701 Evaluation Board, for the Artix-7 FPGA User Guide UG952 (v1.2) August 28, 2013 http://www.xilinx.com/support/documentation/boards_and_kits/ac701/ug952-ac701-a7-evalbd.pdf
- [2] AC701 Built In Self Test, Flash Application, December 2013 <u>http://www.xilinx.com/support/documentation/boards_and_kits/ac701/2013_4/xtp194-ac701-bist-c-2013-4.pdf</u>
- [3] LightWeight IP (IwIP) Application Examples, Author: Anirudha Sarangi and Stephen MacMahon; XAPP1026 (v3.2); October 28, 2012. <u>http://www.xilinx.com/support/documentation/application_notes/xapp1026.pdf</u>
- [4] LightWeight IP Application Examples. Author: Anirudha Sarangi, Stephen MacMahon, and Upender Cherukupaly, XAPP1026 (v5.0) October 24, 2014. http://www.xilinx.com/support/documentation/application_notes/xapp1026.pdf
- [5] PicoBlaze 8-bit Embedded Microcontroller User Guide for Extended Spartan 3 and Virtex5 FPGAs; Introducing PicoBlaze for Spartan-6, Virtex-6, and 7 Series FPGAs. UG129 June 22, 2011. http://www.xilinx.com/support/documentation/ip_documentation/ug129.pdf

[6] Eniac JU project THINGS2DO "Thin but Great Silicon 2 Design Objects", project number ENIAC JU 621221.

54/60

http://things2do.space.com.ro/ http://sp.utia.cz/index.php?ids=projects/things2do



http://zs.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

5. Evaluation version of Vivado 2013.4 Artix7 designs

The enclosed **Evaluation version of precompiled Vivado 2013.4 Artix7 designs with evaluation versions of UTIA (8xSIMD) EdkDSP accelerator cores** can be downloaded from UTIA www pages free of charge and used for evaluation together with the six UTIA (8xSIMD) EdkDSP accelerators.

The evaluation package includes one DVD or the www download package with these deliverables:

8 precompiled designs with UTIA (8xSIMD) EdkDSP accelerators for Xilinx Artix7 AC701 board [1], [2] compiled in Xilinx Vivado 2013.4. The UTIA (8xSIMD) EdkDSP accelerators are compiled with HW limit on number of vector operations. The termination of the evaluation license is reported in advance by the demonstrator on the terminal.

The evaluation package includes SDK 2013.4 SW projects with source code for MicroBlaze processor. SW projects support the family of UTIA (8xSIMD) EdkDSP accelerators for the Xilinx AC701 board [1], [2].

The evaluation package includes this compiled library:

libwal.aEdkDSP api (SDK 2013.4, MicroBlaze) for EdkDSP accelerators on AC701 board.libmfsimage.aThe library with file system supporting simple www server GUI.

The library **libwal.a** has no time restriction. The evaluation license is provided by UTIA only for the use with the family of UTIA EdkDSP accelerators designed for the Xilinx AC701 board. Source code of this library is owned by UTIA and it is not provided in this evaluation package.

The evaluation package includes these binary applications for Ubuntu:

edkdsppp	EdkDSP C pre-processor binary for Ubuntu (x86 PC) under the VMware Player.
edkdspcc	EdkDSP C compiler binary for Ubuntu (x86 PC) under the VMware Player.
edkdspasm	EdkDSP ASM compiler binary for Ubuntu (x86 PC) under the VMware Player.
edkdsppsm	EdkDSP ASM compiler binary for Ubuntu (x86 PC) under the VMware Player.

These binary applications have no time restriction. The user of the evaluation package has license from UTIA to use these utilities for compilation of the firmware for the Xilinx PicoBlaze6 processor inside of the UTIA EdkDSP accelerators in the 8 precompiled designs for the Xilinx AC701 board. The source code of these compilers is owned by UTIA and it is not provided in the evaluation package.

The evaluation package includes demonstration firmware in C source code for the Xilinx PicoBlaze6 processor for the family of UTIA EdkDSP accelerators for the Xilinx AC701 board.

The evaluation package also includes compiled versions of this firmware in form of header files .h. These compiled firmware files can be used for initial test of the UTIA EdkDSP accelerators on the Xilinx AC701 board without the need to install the UTIA compiler binaries and the Ubuntu (x86 PC) OS image under the VMware Player.

On email request to <u>kadlec@utia.cas.cz</u>, UTIA will send 2 DVD CDs (8GB) with the Ubuntu (x86 PC) image for the VMware Player free of charge.

55/60



http://zs.utia.cas.cz



6. Release version of Vivado 2013.4 Artix7 designs for THINGS2DO project partners

The release version of Vivado 2013.4 Artix7 designs with evaluation versions of UTIA (8xSIMD) EdkDSP accelerator cores for THINGS2DO [6] project partners can be ordered from UTIA AV CR, v.v.i., by email request for quotation to kadlec@utia.cas.cz. UTIA will provide quotation by email. After the confirmed order received by email to kadlec@utia.cas.cz, UTIA AV CR, v.v.i. will deliver (by standard mail to the THINGS2DO project partners) a printed version of this application note together with 3 DVDs with deliverables described in this section. UTIA AV CR, v.v.i., will also send to the THINGS2DO project partner (by email) and by the standard mail the invoice for:

Release version of Vivado 2013.4 Artix7 designs with evaluation versions of UTIA (8xSIMD) EdkDSP accelerator cores for THINGS2DO [6] project partners (without VAT)

0,00 Eur

The package includes this application note and the EdkDSP DVD with these deliverables:

8 precompiled designs with UTIA (8xSIMD) EdkDSP accelerators for Xilinx AC701 board, compiled in Xilinx Vivado 2013.4. The UTIA (8xSIMD) EdkDSP accelerators are compiled with HW limit on number of vector operations. The termination of the evaluation license is reported in advance by the demonstrator on the terminal.

The Release version of Vivado 2013.4 Artix7 designs with evaluation versions of UTIA (8xSIMD) EdkDSP accelerator cores for THINGS2DO [6] project partners include all 8 Vivado 2013.4 design projects and the evaluation versions of the UTIA (8xSIMD) EdkDSP accelerators provided in form of netlisted IP cores generated in Xilinx VIVADO 2013.4:

bce_fp11_1x8_0_axiw_v1_10_a bce_fp11_1x8_0_axiw_v1_20_a bce_fp11_1x8_0_axiw_v1_30_a bce_fp11_1x8_0_axiw_v1_40_a bce_fp12_1x8_0_axiw_v1_10_a bce_fp12_1x8_0_axiw_v1_20_a bce_fp12_1x8_0_axiw_v1_30_a bce_fp12_1x8_0_axiw_v1_40_a

These evaluation versions of UTIA (8xSIMS) EdkDSP netlist pcores are compiled with an HW limit on number of vector operations. **THINGS2DO [6] project partners** have license from UTIA to integrate these evaluation netlists into their own VIVADO 2013.4 designs and to compile them to unlimited number of bit-streams for designs on Xilinx Artix7 FPGAs. This license has no time restriction. The source code of the evaluation versions of (8xSIMS) EdkDSP accelerators is an IP owned by UTIA and it is not provided in the release package to the THINGS2DO project partners.

The package for the THINGS2DO [6] project partners includes the SDK 2013.4 SW projects in source code for MicroBlaze as described in this application note. Projects support the evaluation versions of the UTIA (8xSIMD) EdkDSP accelerators (in the netlist pcore format) for the Xilinx AC701 board.



The package for the THINGS2DO project partners includes the library:

EdkDSP api (SDK 2013.4, MicroBlaze) for EdkDSP accelerators on AC701 board. libwal.a **libmfsimage.a** The library with file system supporting simple www server GUI.

The library **libwal.a** has has no time restriction. The evaluation license is provided by UTIA only for the use with the family of UTIA EdkDSP accelerators designed for the Xilinx AC701 board. Source code of this library is owned by UTIA and it is not provided in this evaluation package.

The package for the THINGS2DO project partners includes these binary applications for Ubuntu:

edkdsppp	EdkDSP C pre-processor binary for Ubuntu (x86 PC) under the VMware Player.
edkdspcc	EdkDSP C compiler binary for Ubuntu (x86 PC) under the VMware Player.
edkdspasm	EdkDSP ASM compiler binary for Ubuntu (x86 PC) under the VMware Player.
edkdsppsm	EdkDSP ASM compiler binary for Ubuntu (x86 PC) under the VMware Player.

These binary applications have no time restriction. The THINGS2DO project partners have license from UTIA to use these utilities for compilation of the firmware for the Xilinx PicoBlaze6 processor inside of the UTIA EdkDSP accelerators in the 10 precompiled designs for the Xilinx AC701 board. The source code of these binaries is owned by UTIA and it is not provided in the evaluation package.

The package includes demonstration firmware in C source code for the Xilinx PicoBlaze6 processor for the family of UTIA EdkDSP accelerators for the Xilinx AC701 board.

The package also includes compiled versions of this firmware in form of header files .h. These compiled firmware files can be used to evaluate the UTIA EdkDSP accelerators on the Xilinx AC701 board without the need to install the UTIA compiler binaries and the Ubuntu (x86 PC) OS image under the VMware Player.

The release package deliverables also includes two DVDs with the Ubuntu (x86 PC) image for the VMware Player (free of charge). This image is provided to ease the installation of the UTIA EdkDSP C compiler on Windows 7 (32bit or 64bit) in the VMware Player.

Any and all legal disputes that may arise from or in connection with the use, intended use of or license for the software provided hereunder shall be exclusively resolved under the regional jurisdiction relevant for UTIA AV CR, v. v. i. and shall be governed by the law of the Czech Republic.

57/60



http://zs.utia.cas.cz

7. Release version of Vivado 2013.4 Artix7 designs

The release version of Vivado 2013.4 Artix7 designs with the release version of the UTIA (8xSIMD) EdkDSP accelerator cores can be ordered from UTIA AV CR, v.v.i., by email request for quotation to kadlec@utia.cas.cz. UTIA will provide quotation by email. After the confirmed order received by email to kadlec@utia.cas.cz, UTIA AV CR, v.v.i. will deliver (by standard mail) to the customer the printed version of this application note together with 3 DVDs with deliverables described in this section. UTIA AV CR, v.v.i., will send to the customer (by email) and by the standard mail the invoice for:

Release version of Vivado 2013.4 Artix7 designs with the release version of UTIA (8xSIMD) EdkDSP accelerator cores (without VAT)

400,00 Eur

The release package includes this application note and the EdkDSP DVD with these deliverables:

8 precompiled designs with UTIA (8xSIMD) EdkDSP accelerators for Xilinx AC701 board [2], compiled in Xilinx Vivado 2013.4. The UTIA (8xSIMD) EdkDSP accelerators included in these designs are compiled with **no HW limit on number of vector operations.** Therefore, all these precompiled designs of the release package run on AC701 without limitations of the evaluation package.

The release package includes all 8 Vivado 2013.4 design projects. The UTIA (8xSIMD) EdkDSP accelerators are provided in the form of netlist IP cores generated in Xilinx VIVADO 2013.4:

bce_fp11_1x8_0_axiw_v1_10_a bce_fp11_1x8_0_axiw_v1_20_a bce_fp11_1x8_0_axiw_v1_30_a bce_fp11_1x8_0_axiw_v1_40_a bce_fp12_1x8_0_axiw_v1_10_a bce_fp12_1x8_0_axiw_v1_20_a bce_fp12_1x8_0_axiw_v1_30_a bce_fp12_1x8_0_axiw_v1_40_a

These UTIA (8xSIMS) EdkDSP netlist pcores have **no HW limit on number of vector operations.** The user of the release package has license from UTIA to integrate these netlists into its own VIVADO 2013.4 designs and to compile them to unlimited number of bit-streams. This license has no time restriction. The source code of the (8xSIMS) EdkDSP accelerators is an IP owned by UTIA and it is not provided in the release package to the customer.

The release package includes SDK 2013.4 SW projects in source code for MicroBlaze as described in this application note. Projects support the family of UTIA (8xSIMD) EdkDSP accelerators for Xilinx AC701 board [2].



http://zs.utia.cas.cz

58/60

The release package includes the library:

libwal.aEdkDSP api (SDK 2013.4, MicroBlaze) for EdkDSP accelerators on AC701 board.**libmfsimage.a**The library with file system supporting simple www server GUI.

The library **libwal.a** has has no time restriction. The evaluation license is provided by UTIA only for the use with the family of UTIA EdkDSP accelerators designed for the Xilinx AC701 board. Source code of this library is owned by UTIA and it is not provided in this release package.

The release package includes these binary applications for Ubuntu:

edkdsppp	EdkDSP C pre-processor binary for Ubuntu (x86 PC) under the VMware Player.
edkdspcc	EdkDSP C compiler binary for Ubuntu (x86 PC) under the VMware Player.
edkdspasm	EdkDSP ASM compiler binary for Ubuntu (x86 PC) under the VMware Player.
edkdsppsm	EdkDSP ASM compiler binary for Ubuntu (x86 PC) under the VMware Player.

These binary applications have no time restriction. The user of the evaluation package has license from UTIA to use these utilities for compilation of the firmware for the Xilinx PicoBlaze6 processor inside of the UTIA EdkDSP accelerators in the 8 precompiled designs for the Xilinx AC701 board. The source code of these compilers is owned by UTIA and it is not provided in the release package.

The release package includes demonstration firmware in C source code for the Xilinx PicoBlaze6 processor for the family of UTIA EdkDSP accelerators for the Xilinx AC701 board.

The release package also includes compiled versions of this firmware in form of header files .h. These compiled firmware files can be downloaded into the UTIA EdkDSP accelerators for the Xilinx AC701 board without the need to install UTIA compiler binaries and the Ubuntu (x86 PC) OS under the VMware Player.

The release package deliverables also includes two DVDs with the Ubuntu (x86 PC) image for the VMware Player (free of charge). This image is provided to ease the installation of the UTIA EdkDSP C compiler on Windows 7 (32bit or 64bit) in the VMware Player.

Any and all legal disputes that may arise from or in connection with the use, intended use of or license for the software provided hereunder shall be exclusively resolved under the regional jurisdiction relevant for UTIA AV CR, v. v. i. and shall be governed by the law of the Czech Republic.



http://zs.utia.cas.cz

59/60

Disclaimer

This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by UTIA AV CR v.v.i., and to the maximum extent permitted by applicable law:

(1) THIS APPLICATION NOTE AND RELATED MATERIALS LISTED IN THIS PACKAGE CONTENT ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND UTIA AV CR V.V.I. HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and

(2) UTIA AV CR v.v.i. shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or UTIA AV CR v.v.i. had been advised of the possibility of the same.

Critical Applications:

UTIA AV CR v.v.i. products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of UTIA AV CR v.v.i. products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.

60/60



http://zs.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.