

Reconfigurable Image Processing Accelerator

Project Goals

To prepare

- mixed FPGA/DSP architecture for
 - High speed raster processing
 - Low-power raster processing
 - Embedded raster processing (intelligent cameras, etc.)

- Configuration support for this system (simple and flexible configuration scripts)
- Prototyping support (easy-to-use front-end with export to scripts)

Motivation

- DSP: high speed, simple design
- FPGA: possibly massively parallel, hence very efficient for image manipulations
- Both DSP and FPGA: relatively low energy consumption (embedded devices)

BUT

complex technology & design tools

Expected Benefits

- Integration of Simulink prototyping
- Support for easy in-situ scripting
- Rapid prototyping support
- SW and HW algorithm libraries

- Acceleration Platform
- TI TMS320C6416 + Xilinx Virtex II 250





- Project duration 2004-2008
- Design of system architecture
- Evaluation of scripting systém
- Simulation of functional units
- Communication systems ready



UTIA, Dept.of Signal Processing Pod Vodárenskou věží 4 182 08 Praha 8, CZE http://www.utia.cas.cz/ZS



Brno University of Technology, FIT Božetěchova 2 612 66 Brno, CZE http://www.fit.vutbr.cz/

Project duration: 1.7.2004 - 31.12.2007 This work was supported by the Academy of Sciences of the Czech Republic under project no. 1ET400750408 . © 2005 UTIA/CAS.